共 22 条
- [11] Critical issues of wafer level chip scale package (WLCSP) with emphasis on cost analysis and solder joint reliability TWENTY SIXTH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, PROCEEDINGS, 2000, : 33 - 46
- [12] Stress analysis of lead-free solders with under bump metallurgy in a wafer level chip scale package International Journal of Advanced Manufacturing Technology, 2006, 31 (1-2): : 1 - 9
- [13] Stress analysis of lead-free solders with under bump metallurgy in a wafer level chip scale package The International Journal of Advanced Manufacturing Technology, 2006, 31 : 1 - 9
- [14] Stress analysis of lead-free solders with under bump metallurgy in a wafer level chip scale package INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 2006, 31 (1-2): : 1 - 9
- [16] Solder joint crack propagation analysis of wafer-level chip scale package on printed circuit board assemblies 50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 1360 - 1368
- [17] Solder joint crack propagation analysis of wafer-level chip scale package on printed circuit board assemblies IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2001, 24 (02): : 285 - 292
- [18] Thermal Cycling Simulation and Sensitivity Analysis of Wafer Level Chip Scale Package with Integration of Metal-Insulator-Metal Capacitors 2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 1521 - 1528
- [19] Chip Package Interaction (CPI) risk assessment of 22FDX® Wafer Level Chip Scale Package (WLCSP) using 2D Finite Element Analysis modeling 2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1100 - 1105
- [20] Sample Preparation Challenges in Removing Copper Pillar WLCSP Device Embedded in PCB Module for Electrical Testing and Failure Analysis ISTFA 2016: CONFERENCE PROCEEDINGS FROM THE 42ND INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2016, : 175 - 181