Addressing the Sample Preparation Challenges in Failure Analysis of Wafer Level Chip Scale Package Mounted Inside a Customer Camera Module

被引:0
|
作者
Lagar, Jason H. [1 ]
Sia, Rudolf A. [1 ]
机构
[1] Analog Devices Inc Philippines, Gateway Business Pk, Cavite, Philippines
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
One significant application of Wafer Level Chip Scale Package (WLCSP) is in opto-electronics and CCD image processing. This includes cellphone camera module, notebook or computer camera module, video telephone and many more. Its package size represents a real advantage for designers of camera modules and is the ideal choice for highly space-constrained camera applications. One complex part though, is when the WLCSP unit failed during customer electrical testing or in the field. Failure analysis of the failing WLCSP unit mounted inside a camera module will be very challenging. The camera module needs to be opened to gain access on the WLCSP part, demount it and proceed to reballing process to enable further electrical verification and fault isolation analysis. This paper discusses the evaluations done in demounting the WLCSP unit mounted inside a customer camera module. Combinations of thermo-mechanical process and parallel lapping were used to demount the WLCSP unit. The established process enabled the electrical verification, fault isolation and further destructive analysis of WLCSP customer return mounted inside a camera module.
引用
收藏
页码:132 / 135
页数:4
相关论文
共 22 条
  • [11] Critical issues of wafer level chip scale package (WLCSP) with emphasis on cost analysis and solder joint reliability
    Lau, JH
    TWENTY SIXTH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, PROCEEDINGS, 2000, : 33 - 46
  • [12] Stress analysis of lead-free solders with under bump metallurgy in a wafer level chip scale package
    Tseng, S.C.
    Chen, R.S.
    Lio, C.C.
    International Journal of Advanced Manufacturing Technology, 2006, 31 (1-2): : 1 - 9
  • [13] Stress analysis of lead-free solders with under bump metallurgy in a wafer level chip scale package
    S. C. Tseng
    R. S. Chen
    C. C. Lio
    The International Journal of Advanced Manufacturing Technology, 2006, 31 : 1 - 9
  • [14] Stress analysis of lead-free solders with under bump metallurgy in a wafer level chip scale package
    Tseng, S. C.
    Chen, R. S.
    Lio, C. C.
    INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 2006, 31 (1-2): : 1 - 9
  • [15] Drop failure modes of Sn-3.0Ag-0.5Cu solder joints in wafer level chip scale package
    Huang, Ming-liang
    Zhao, Ning
    Liu, Shuang
    He, Yi-qian
    TRANSACTIONS OF NONFERROUS METALS SOCIETY OF CHINA, 2016, 26 (06) : 1663 - 1669
  • [16] Solder joint crack propagation analysis of wafer-level chip scale package on printed circuit board assemblies
    Lau, J
    Chang, C
    Lee, SWR
    50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 1360 - 1368
  • [17] Solder joint crack propagation analysis of wafer-level chip scale package on printed circuit board assemblies
    Lau, JH
    Chang, C
    Lee, SWR
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2001, 24 (02): : 285 - 292
  • [18] Thermal Cycling Simulation and Sensitivity Analysis of Wafer Level Chip Scale Package with Integration of Metal-Insulator-Metal Capacitors
    Zhou, Yi
    Chen, Liangbiao
    Liu, Yong
    Sitaraman, Suresh
    2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 1521 - 1528
  • [19] Chip Package Interaction (CPI) risk assessment of 22FDX® Wafer Level Chip Scale Package (WLCSP) using 2D Finite Element Analysis modeling
    Machani, Kashi Vishwanath
    Kuechenmeister, Frank
    Breuer, Dirk
    Klewer, Christian
    Cho, Jae Kyu
    Young-Fisher, Kristina
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1100 - 1105
  • [20] Sample Preparation Challenges in Removing Copper Pillar WLCSP Device Embedded in PCB Module for Electrical Testing and Failure Analysis
    Cheong, Kah Chin
    ISTFA 2016: CONFERENCE PROCEEDINGS FROM THE 42ND INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2016, : 175 - 181