Analysis of interconnection reliability of dielectric layer for wafer level chip scale package

被引：0

作者：

Wang, Chiyu ^{[1
]}

Hsieh, Adren ^{[1
]}

Wang, Yaochen ^{[1
]}

Pai, Archer ^{[1
]}

Pan, Cheng-Tang ^{[2
]}

Wang, Shao-Yu ^{[2
]}

Chiu, Chen-Chih ^{[2
]}

Wang, Bo-Sheng ^{[2
]}

Yang, Tsung-Lin ^{[2
]}

机构：

[1] Adv Semicond Engn, Kaohsiung, Taiwan

[2] Natl Sun Yat Sen Univ, Dept Mech & Electromech Engn, Kaohsiung 80424, Taiwan

来源：

2015 10TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT) | 2015年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This study investigates of the mechanical properties of wafer level chip scale package (WLCSP) without under bump metallurgy (UBM) layer which is defined as 3-mask WLCSP package. The mechanical properties of dielectric layer, such as Young's modulus and hardness, were measured by nanoindentation systems. Simple models were developed to simulate the thermal stress and predict the failure area. In this study, the dielectric layer crack phenomena were examined. The nonlinear mechanical properties of dielectric layer measured by nanoindentation were used as the simulation parameters, based on which the thermal stress by simulation was obtained.

引用

页码：344 / 347

页数：4

共 50 条

[1] MicroSMD - A wafer level chip scale package
Kelkar, N
Mathew, R
Takiar, H
Nguyen, L
IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2000, 23 (02): : 227 - 232
[2] Study on Board Level Drop Reliability of Wafer Level Chip Scale Package with Leadfree Solder
Zhang Xueren
Zhu Wenhui
Edith, Poh
Boon, Tan Hien
EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, : 1096 - 1101
[3] Reliability Analysis of Next Generation Wafer Level Chip Scale
Qian, Qiuxiao
Liu, Yong
2013 14TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2013,
[4] Lead-free wafer level-chip scale package: Assembly and reliability
Patwardhan, V
Kelkar, N
Nguyen, L
52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 1355 - 1358
[5] A parametric solder joint reliability model for wafer level-chip scale package
Pitarresi, J
Chaparala, S
Sammakia, B
Nguyen, L
Patwardhan, V
Zhang, L
Kelkar, N
52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 1323 - 1328
[6] Sidewall Protection for a Wafer Level Chip Scale Package
Sun, Peng
Xu, Chen
Liu, Jun
Li, Zhaoqiang
Cao, Liqiang
2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 64 - 68
[7] Development of subtractive wafer level chip scale package
不详
NEC RESEARCH & DEVELOPMENT, 2001, 42 (02): : 251 - 251
[8] Reliability of Wafer Level Chip Scale Packages
Rongen, R.
Roucou, R.
vd Wel, P. J.
Voogt, F.
Swartjes, F.
Weide-Zaage, K.
MICROELECTRONICS RELIABILITY, 2014, 54 (9-10) : 1988 - 1994
[9] Critical issues of wafer level chip scale package (WLCSP) with emphasis on cost analysis and solder joint reliability
Lau, JH
IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2002, 25 (01): : 42 - 50
[10] Critical issues of wafer level chip scale package (WLCSP) with emphasis on cost analysis and solder joint reliability
Lau, JH
TWENTY SIXTH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, PROCEEDINGS, 2000, : 33 - 46

← 1 2 3 4 5 →