Physical failure analysis deprocessing and cross-section techniques for Cu/low-k technology

被引:2
|
作者
Wu, HX
Hooghan, K
Cargo, J
机构
关键词
cross-section analysis; Cu/low-k technology; deprocessing; physical FA;
D O I
10.1109/TDMR.2004.824358
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, physical failure analysis (FA) techniques including interconnect level and gate level deprocessing techniques and cross section analysis that have been developed will be discussed. Deprocessing techniques discussed include: wet chemical etching, reactive ion etching (RIE), parallel polishing, chemical mechanical polishing (CMP), and combinations of these techniques. Moreover. the detailed characterization of CMP process and gate level deprocessing will be presented. For the cross-section analysis of copper/low-k samples, focused ion beam (FIB) and mechanical polishing techniques will be discussed. FA challenges and new failure modes and reliability issues will also be addressed.
引用
收藏
页码:11 / 17
页数:7
相关论文
共 50 条
  • [31] Transient analysis of the impact stage of wirebonding on Cu/low-K wafers
    Yeh, CL
    Lai, YS
    MICROELECTRONICS RELIABILITY, 2005, 45 (02) : 371 - 378
  • [32] Early failure model analysis and improvement of the upstream electromigration in 45nm Cu low-k interconnects
    Wang, Dulin
    Zhao, Atman Yong
    Yu, Lisa
    Wu, Jeff
    Chang, Venson
    Chien, Wei-Ting Kary
    2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
  • [33] A New Stress Migration Failure Mode in Highly Scaled Cu/Low-k Interconnects
    Lee, Chang-Chun
    Oates, Anthony S.
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2012, 12 (02) : 529 - 531
  • [34] Failure Mode and Mechanism Analysis for Cu Wire Bond on Cu/Low-k Chip by Wire Pull Test and Finite-Element Analysis
    Che, Fa Xing
    Wai, Leong Ching
    Chai, Tai Chong
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2018, 18 (02) : 163 - 172
  • [35] Chip-to-package interaction for a 90 nm Cu/PECVD Low-k technology
    Landers, W
    Edelstein, D
    Clevenger, L
    Das, S
    Yang, CC
    Aoki, T
    Beaulieu, F
    Casey, J
    Cowley, A
    Cullinan, M
    Daubenspeck, T
    Davis, C
    Demarest, J
    Duchesne, E
    Guerin, L
    Hawken, D
    Ivers, T
    Lane, M
    Liu, X
    Lombardi, T
    McCarthy, C
    Muzzy, C
    Nadeau-Filteau, J
    Questad, D
    Sauter, W
    Shaw, T
    Wright, J
    PROCEEDINGS OF THE IEEE 2004 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2004, : 108 - 110
  • [36] 90 nm generation Cu/CVD low-k (k<2.5) interconnect technology
    Bao, TI
    Ko, CC
    Song, JY
    Li, LP
    Lu, HH
    Lu, YC
    Chen, YH
    Jang, SM
    Liang, MS
    INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 583 - 586
  • [37] On the multiscale finite element analysis for interfacial fracture in Cu/low-k interconnects
    Chiu, Tz-Cheng
    Lin, Huang-Chun
    IPACK 2007: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2007, VOL 1, 2007, : 79 - 85
  • [38] Failure analysis and control technology of intersections of large-scale variable cross-section roadways in deep soft rock
    Shengrong Xie
    Yiyi Wu
    Dongdong Chen
    Ruipeng Liu
    Xintao Han
    Qiucheng Ye
    International Journal of Coal Science & Technology, 2022, 9
  • [39] Failure analysis and control technology of intersections of large-scale variable cross-section roadways in deep soft rock
    Xie, Shengrong
    Wu, Yiyi
    Chen, Dongdong
    Liu, Ruipeng
    Han, Xintao
    Ye, Qiucheng
    INTERNATIONAL JOURNAL OF COAL SCIENCE & TECHNOLOGY, 2022, 9 (01)
  • [40] Failure analysis case study on a Cu/low-k technology in package: New front-side approach using laser and plasma de-processing
    Aubert, A.
    Rebrasse, J. P.
    de Morais, L. Dantas
    Labat, N.
    Fremont, H.
    MICROELECTRONICS RELIABILITY, 2010, 50 (9-11) : 1688 - 1691