Physical failure analysis deprocessing and cross-section techniques for Cu/low-k technology

被引:2
|
作者
Wu, HX
Hooghan, K
Cargo, J
机构
关键词
cross-section analysis; Cu/low-k technology; deprocessing; physical FA;
D O I
10.1109/TDMR.2004.824358
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, physical failure analysis (FA) techniques including interconnect level and gate level deprocessing techniques and cross section analysis that have been developed will be discussed. Deprocessing techniques discussed include: wet chemical etching, reactive ion etching (RIE), parallel polishing, chemical mechanical polishing (CMP), and combinations of these techniques. Moreover. the detailed characterization of CMP process and gate level deprocessing will be presented. For the cross-section analysis of copper/low-k samples, focused ion beam (FIB) and mechanical polishing techniques will be discussed. FA challenges and new failure modes and reliability issues will also be addressed.
引用
收藏
页码:11 / 17
页数:7
相关论文
共 50 条
  • [21] The analysis of dielectric breakdown in Cu/low-k interconnect system
    Hwang, Nam
    Tan, Tam Lyn
    Cheng, Cheng Kuo
    Du, An Yan
    Gan, Chee Lip
    Kwong, Dim Lee
    ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006, : 399 - +
  • [22] UNCERTAINTY IN K+-NUCLEUS TOTAL CROSS-SECTION ANALYSIS
    ARIMA, M
    MASUTANI, K
    PHYSICAL REVIEW C, 1993, 47 (03): : 1325 - 1327
  • [23] Mechanical characterization techniques for Cu/low-k structures and their importance for chip packaging
    Geisler, H
    Adam, T
    Zienert, I
    Engelmann, HJ
    Zschech, E
    ADVANCED METALLIZATION CONFERENCE 2004 (AMC 2004), 2004, : 47 - 53
  • [24] Distinction of intrinsic and extrinsic breakdown failure modes of Cu/low-k interconnects
    Hwang, N
    Tan, TL
    Gan, CL
    PROCEEDINGS OF ESSDERC 2005: 35TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2005, : 273 - 276
  • [25] Delamination analysis of Cu/low-k technology subjected to chemical-mechanical polishing process conditions
    Yuan, C.
    van Driel, W. D.
    van Silfhout, R.
    van der Sluis, O.
    Engelen, R. A. B.
    Ernst, L. J.
    van Keulen, F.
    Zhang, G. Q.
    MICROELECTRONICS RELIABILITY, 2006, 46 (9-11) : 1679 - 1684
  • [26] The advanced CMP "mC2" for Cu/Low-k planarization technology
    Wada, Y
    Kohama, T
    Nagano, H
    Tokushige, K
    Fukunaga, A
    Tsujimura, M
    ADVANCED METALLIZATION CONFERENCE 2005 (AMC 2005), 2006, : 551 - 555
  • [27] A CMP-free Cu/low-k integration technology by Cu pillar/line and PS-low-k STP process
    Shishiguchi, S
    Fukuda, T
    Kochiya, H
    Yanazawa, H
    Matsunaga, H
    ADVANCED METALLIZATION CONFERENCE 2001 (AMC 2001), 2001, : 57 - 60
  • [28] Finite element analysis of the stress in vias with Cu/Low-k structure
    Mochizuki, Y
    Shibata, H
    Tsujimura, M
    Hiyama, H
    Advanced Metallization Conference 2005 (AMC 2005), 2006, : 673 - 678
  • [29] Thermomechanical stress analysis of Cu/low-k dielectric interconnect schemes
    Mathewson, A
    De Oca, CGM
    Foley, S
    MICROELECTRONICS RELIABILITY, 2001, 41 (9-10) : 1637 - 1641
  • [30] Focused ion beam analysis of Cu/low-k metallization structures
    Bender, H
    ANALYTICAL AND DIAGNOSTIC TECHNIQUES FOR SEMICONDUCTOR MATERIALS, DEVICES, AND PROCESSES, 2003, 2003 (03): : 357 - 372