On-chip mixing of liquids with high-performance embedded barrier structure

被引:11
|
作者
Haghighinia, Arash [1 ]
Movahedirad, Salman [1 ]
Rezaei, Arash Khalaf [2 ]
Mostoufi, Navid [3 ]
机构
[1] Iran Univ Sci & Technol IUST, Sch Chem Engn, POB 16765-163, Tehran, Iran
[2] Iran Univ Sci & Technol, Sch Chem Engn, Computat Fluid Dynam Res Lab, Tehran, Iran
[3] Univ Tehran, Coll Engn, Sch Chem Engn, POB 11155-4563, Tehran, Iran
关键词
Mass transfer; Hydrodynamic fluid tortuosity; Lateral Peclet number; Fluid twisting; MICROFLUIDIC SYSTEMS; MICRO-MIXER; MICROCHANNEL; SIMULATION; MICROMIXERS; OPTIMIZATION; TORTUOSITY; DESIGN; VORTEX; SPLIT;
D O I
10.1016/j.ijheatmasstransfer.2020.119967
中图分类号
O414.1 [热力学];
学科分类号
摘要
Typical laminar fluids micro-mixing in novel micro-mixers is investigated in this work. Micro-channels based on the T-shaped channel with CBPs which are mounted on the channel bottom were considered for this purpose. Three different embedded micro-barriers with different CBPs sizes were proposed to induce the fluid stretching and the fluid twisting as a theory of chaotic mixing in the proposed micro-mixers. The effect of hydrodynamic fluid tortuosity on the mixing quality of fluids was investigated. Maxwell, Weissberg, Boudreau, and numerical methods for calculation of tortuosity were examined. Additionally, three different mixing indices were used to determine the quality of mixing for two streams inside the main channel. The results showed that the tortuosity calculated from the Maxwell method was closer to the hydrodynamic tortuosity obtained by CFD results. Moreover, when the embedded barriers become close to the asymmetric pattern, the hydrodynamic fluid tortuosity increases and so does the quality of mixing. This trend occurs because of the fluid twisting effect and increase in the lateral Peclet number inside the channel. In other words, there is a direct relationship between the hydrodynamic fluid tortuosity and the mixing index. Moreover, since the non-uniformly of velocity field within the cross-section inside the channel, the mixing index with 'cup mixing average' (MI3) shows a more realistic value compared with the mixing index evaluated based on standard deviation (MI1) or absolute mixing index (MI2). (C) 2020 Elsevier Ltd. All rights reserved.
引用
收藏
页数:17
相关论文
共 50 条
  • [1] High-performance on-chip transformers
    Chong, K
    Xie, YH
    [J]. IEEE ELECTRON DEVICE LETTERS, 2005, 26 (08) : 557 - 559
  • [2] On-chip microfabricated high-performance embedded solenoid-inductors and transformers
    Wu, Zhengzheng
    Gu, Lei
    Li, Xinxin
    [J]. Jixie Gongcheng Xuebao/Chinese Journal of Mechanical Engineering, 2008, 44 (11): : 34 - 38
  • [3] Prediction of High-Performance On-Chip Global Interconnection
    Zhang, Yulei
    Hu, Xiang
    Deutsch, Alina
    Engin, A. Ege
    Buckwalter, James F.
    Cheng, Chung-Kuan
    [J]. 11TH INTERNATIONAL WORKSHOP ON SYSTEM-LEVEL INTERCONNECT PREDICTION (SLIP 09), 2009, : 61 - 68
  • [4] A High-Performance On-Chip Bus (MSBUS) Design and Verification
    Yang, Xiaokun
    Andrian, Jean H.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (07) : 1350 - 1354
  • [5] Dual partitioning multicasting for high-performance on-chip networks
    Li, Jianhua
    Shi, Liang
    Xue, Chun Jason
    Xu, Yinlong
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2014, 74 (01) : 1858 - 1871
  • [6] RoShaQ: High-Performance On-Chip Router with Shared Queues
    Tran, Anh T.
    Baas, Bevan M.
    [J]. 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2011, : 232 - 238
  • [7] Prediction and Comparison of High-Performance On-Chip Global Interconnection
    Zhang, Yulei
    Hu, Xiang
    Deutsch, Alina
    Engin, A. Ege
    Buckwalter, James F.
    Cheng, Chung-Kuan
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (07) : 1154 - 1166
  • [8] Reconfigurable on-chip interconnection networks for high performance embedded SoC design
    Oveis-Gharan, Masoud
    Khan, Gul N.
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2020, 106
  • [9] Dynamically configurable bus topologies for high-performance on-chip communication
    Sekar, Krishna
    Lahiri, Kanishka
    Raghunathan, Anand
    Dey, Sujit
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (10) : 1413 - 1426
  • [10] High-performance and scalable on-chip digital Fourier transform spectroscopy
    Derek M. Kita
    Brando Miranda
    David Favela
    David Bono
    Jérôme Michon
    Hongtao Lin
    Tian Gu
    Juejun Hu
    [J]. Nature Communications, 9