Stress Analysis in 3D IC having Thermal Through Silicon Vias (TTSV)

被引：0

作者：

Patel, Shabaz Basheer ^{[1
]}

Ghosh, Tamal ^{[1
]}

Dutta, Asudeb ^{[1
]}

Singh, Shivgovind ^{[1
]}

机构：

[1] IIT Hyderabad, Dept Elect Engn, Hyderabad, Andhra Pradesh, India

来源：

2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC) | 2013年

关键词：

3D IC; CNT (Carbon Nano Tube); CVD Diamond; TTSV;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

TTSV is proposed for the removal of heat from between the IC layers as these TTSVs carries heat down to the sink. However, it may generate stress in Silicon. In the present paper, thermal-stress simulation of stack consists of three IC layers bonded face up is performed using finite element modeling tools. We also analyzed the stress generated in 3D IC containing TTSV. Further we proposed a method for lower stress around the TTSV. The method proposed decreases the Von Misses Stress by a value of 40Mpa on average considering all the IC layers. Thus by achieving this, functionality of the chip becomes more reliable.

引用

页码：2337 / 2341

页数：5

共 50 条

[21] Differential Through-Silicon-Vias Modeling and Design Optimization to Benefit 3D IC Performance
Yi, Yang
Zhou, Yaping
2013 IEEE 22ND CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2013, : 195 - 198
[22] Electrical Characterization of Through Silicon Vias (TSVs) with an On Chip Bus Driver for 3D IC Integration
Sheu, S. S.
Lin, Z. H.
Lin, C. S.
Lau, J. H.
Lee, S. H.
Su, K. L.
Ku, T. K.
Wu, S. H.
Hung, J. F.
Chen, P. S.
Lai, S. J.
Lo, W. C.
Kao, M. J.
2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 851 - 856
[23] Pulse Shrinkage Based Pre-bond Through Silicon Vias Test in 3D IC
Chang Hao
Liang Huaguo
2015 IEEE 33RD VLSI TEST SYMPOSIUM (VTS), 2015,
[24] Analysis of Thermal Effects of Through Silicon Via in 3D IC using Infrared Microscopy
Shin, Yoonhwan
Kim, Sarah Eunkyung
Kim, Sungdong
2015 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE AND 2015 IEEE MATERIALS FOR ADVANCED METALLIZATION CONFERENCE (IITC/MAM), 2015, : 249 - 251
[25] On the thermal stability of physically-vapor-deposited diffusion barriers in 3D Through-Silicon Vias during IC processing
Civale, Yann
Croes, Kristof
Miyamori, Yuichi
Velenis, Dimitrios
Redolfi, Augusto
Thangaraju, Sarasvathi
Van Ammel, Annemie
Cherman, Vladimir
Van der Plas, Geert
Cockburn, Andrew
Gravey, Virginie
Kumar, Nirajan
Cao, Zhitao
Travaly, Youssef
Tokei, Zsolt
Beyne, Eric
Swinnen, Bart
MICROELECTRONIC ENGINEERING, 2013, 106 : 155 - 159
[26] Thermal reliability analysis and optimization of polymer insulating through-silicon-vias (TSVs) for 3D integration
ShunAn Zhong
ShiWei Wang
QianWen Chen
YingTao Ding
Science China Technological Sciences, 2014, 57 : 128 - 135
[27] Thermal reliability analysis and optimization of polymer insulating through-silicon-vias (TSVs) for 3D integration
Zhong ShunAn
Wang ShiWei
Chen QianWen
Ding YingTao
SCIENCE CHINA-TECHNOLOGICAL SCIENCES, 2014, 57 (01) : 128 - 135
[28] Thermal reliability analysis and optimization of polymer insulating through-silicon-vias(TSVs) for 3D integration
ZHONG ShunAn
WANG ShiWei
CHEN QianWen
DING YingTao
Science China Technological Sciences, 2014, (01) : 128 - 135
[29] Thermal reliability analysis and optimization of polymer insulating through-silicon-vias(TSVs) for 3D integration
ZHONG ShunAn
WANG ShiWei
CHEN QianWen
DING YingTao
Science China(Technological Sciences), 2014, 57 (01) : 128 - 135
[30] Microfabrication of Through Silicon Vias (TSV) for 3D SiP
Liao, Hongguang
Miao, Min
Wan, Xin
Jin, Yufeng
Zhao, Liwei
Li, Bohan
Zhu, Yuhui
Sun, Xin
2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1191 - +

← 1 2 3 4 5 →