Analysis of Thermal Effects of Through Silicon Via in 3D IC using Infrared Microscopy

被引：0

作者：

Shin, Yoonhwan ^{[1
]}

Kim, Sarah Eunkyung ^{[2
]}

Kim, Sungdong ^{[1
]}

机构：

[1] Seoul Natl Univ Sci & Technol, Dept Mech Syst Design Engn, Seoul, South Korea

[2] Seoul Natl Univ Sci & Technol, Grad Sch NID Fus Technol, Seoul, South Korea

来源：

2015 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE AND 2015 IEEE MATERIALS FOR ADVANCED METALLIZATION CONFERENCE (IITC/MAM) | 2015年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Thermal management of 3D IC is an important factor in terms of performance and reliability. In this study, the feasibility of Cu TSV as a heat dissipation path was experimentally investigated. 40 mu m thick Si wafer was pointheated at 50 degrees C, 100 degrees C, 150 degrees C and 200 degrees C and surface temperature profile on the other side was observed using IR microscope. Specimens with TSV showed higher maximum temperature and larger hot area than ones without TSV above 100 degrees C, which implies TSV delivered the heat faster than Si bulk and can be used as a fast heat dissipation path. In a two tier stacked structure, the effect of TSV was not noticeable because of thick substrate wafer.

引用

页码：249 / 251

页数：3

共 50 条

[1] THERMAL ANALYSIS AND THERMAL OPTIMIZATION OF THROUGH SILICON VIA IN 3D IC
Fu, Jingyan
Hou, Ligang
Lu, Bo
Wang, Jinhui
2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
[2] Thermal assessment of copper through silicon via in 3D IC
Shin, Younhwan
Kim, Sarah Eunkyung
Kim, Sungdong
MICROELECTRONIC ENGINEERING, 2016, 156 : 2 - 5
[3] Thermal Management of 3D IC Integration with TSV (Through Silicon Via)
Lau, John H.
Yue, Tang Gong
2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 635 - +
[4] Effects of TSV (Through Silicon Via) Interposer/Chip on the Thermal Performances of 3D IC Packaging
Lau, John H.
Yue, Tang Gong
Hoe, Germaine Yen Yi
Wu, Zhang Xiao
Chong, Chai Tai
Damaruganath, Pinjala
Vaidyanathan, Kripesh
IPACK 2009: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2009, VOL 1, 2010, : 67 - 74
[5] Thermal Stress Analysis and Design Guidelines for Through Silicon Via Structure in 3D IC Integration
Zhang, Yuanxiang
Wang, Jiankun
Yu, Sijia
2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 883 - 885
[6] Thermal aware Graphene Based Through Silicon Via Design for 3D IC
Hossain, Nahid M.
Hossain, MunEm
Bin Yousuf, Abdul Hamid
Chowdhury, Masud H.
2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
[7] Thermal performance of 3D IC integration with Through-Silicon Via (TSV)
Chien, H.-C. (Jack_Chien@itri.org.tw), 1600, IMAPS-International Microelectronics and Packaging Society (09):
[8] Stress Analysis in 3D IC having Thermal Through Silicon Vias (TTSV)
Patel, Shabaz Basheer
Ghosh, Tamal
Dutta, Asudeb
Singh, Shivgovind
2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 2337 - 2341
[9] 3D Stacked IC Demonstration using a Through Silicon Via First Approach
Van Olmen, J.
Mercha, A.
Katti, G.
Huyghebaert, C.
Van Aelst, J.
Seppala, E.
Chao, Zhao
Armini, S.
Vaes, J.
Teixeira, R. Cotrin
Van Cauwenberghe, M.
Verdonck, P.
Verhemeldonck, K.
Jourdain, A.
Ruythooren, W.
de ten Broeck, M. de Potter
Opdebeeck, A.
Chiarella, T.
Parvais, B.
Debusschere, I.
Hoffmann, T. Y.
De Wachter, B.
Dehaene, W.
Stucchi, M.
Rakowski, M.
Soussan, Ph.
Cartuyvels, R.
Beyne, E.
Biesemans, S.
Swinnen, B.
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 603 - +
[10] Analytical and finite element methodology modeling of the thermal management of 3D IC with through silicon via
Wu, Mei-Ling
Lan, Jia-Shen
SOLDERING & SURFACE MOUNT TECHNOLOGY, 2016, 28 (04) : 177 - 187

← 1 2 3 4 5 →