Stress Analysis in 3D IC having Thermal Through Silicon Vias (TTSV)

被引：0
|
作者：
Patel, Shabaz Basheer [1 ]
Ghosh, Tamal [1 ]
Dutta, Asudeb [1 ]
Singh, Shivgovind [1 ]
机构：
[1] IIT Hyderabad, Dept Elect Engn, Hyderabad, Andhra Pradesh, India
来源：
2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC) | 2013年
关键词：
3D IC; CNT (Carbon Nano Tube); CVD Diamond; TTSV;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
TTSV is proposed for the removal of heat from between the IC layers as these TTSVs carries heat down to the sink. However, it may generate stress in Silicon. In the present paper, thermal-stress simulation of stack consists of three IC layers bonded face up is performed using finite element modeling tools. We also analyzed the stress generated in 3D IC containing TTSV. Further we proposed a method for lower stress around the TTSV. The method proposed decreases the Von Misses Stress by a value of 40Mpa on average considering all the IC layers. Thus by achieving this, functionality of the chip becomes more reliable.
引用
收藏
页码：2337 / 2341
页数：5
相关论文
共 50 条
  • [1] THERMAL STRESS OF THROUGH SILICON VIAS AND SI CHIPS IN 3D SIP
    Kinoshita, Takahiro
    Kawakami, Takashi
    Hori, Tatsuhiro
    Matsumoto, Keiji
    Kohara, Sayuri
    Orii, Yasumitsu
    Yamada, Fumiaki
    Kada, Morihiro
    PROCEEDINGS OF THE ASME PACIFIC RIM TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC SYSTEMS, MEMS AND NEMS 2011, VOL 1, 2012, : 325 - +
  • [2] Compact modeling of through silicon vias for thermal analysis in 3-D IC structures
    CHANDRASHEKHAR V PATIL
    M S SUMA
    Sādhanā, 2021, 46
  • [3] Compact modeling of through silicon vias for thermal analysis in 3-D IC structures
    Patil, Chandrashekhar V.
    Suma, M. S.
    SADHANA-ACADEMY PROCEEDINGS IN ENGINEERING SCIENCES, 2021, 46 (01):
  • [4] THERMAL ANALYSIS AND THERMAL OPTIMIZATION OF THROUGH SILICON VIA IN 3D IC
    Fu, Jingyan
    Hou, Ligang
    Lu, Bo
    Wang, Jinhui
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [5] Efficient Thermal Simulation for 3-D IC With Thermal Through-Silicon Vias
    Oh, Dongkeun
    Chen, Charlie Chung Ping
    Hu, Yu Hen
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (11) : 1767 - 1771
  • [6] Thermal Stress Analysis and Design Guidelines for Through Silicon Via Structure in 3D IC Integration
    Zhang, Yuanxiang
    Wang, Jiankun
    Yu, Sijia
    2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 883 - 885
  • [7] Detection and Diagnosis of Multi-Fault for through Silicon Vias in 3D IC
    Yuling Shang
    Weipeng Tan
    Chunquan Li
    Haihua Fan
    Lizhen Zeng
    Journal of Electronic Testing, 2020, 36 : 771 - 783
  • [8] Analysis of Graphene and CNT based finned TTSV and spreaders for thermal management in 3D IC
    Singh, Suraj
    Panigrahi, Asisa Kumar
    Singh, Om Krishan
    Singh, Shiv Govind
    2016 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2016,
  • [9] A Novel Circuit Model for Multiple Through Silicon Vias (TSVs) in 3D IC
    Yi, Yang
    Zhou, Yaping
    2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
  • [10] Detection and Diagnosis of Multi-Fault for through Silicon Vias in 3D IC
    Shang, Yuling
    Tan, Weipeng
    Li, Chunquan
    Fan, Haihua
    Zeng, Lizhen
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2020, 36 (06): : 771 - 783
12345