Stress Analysis in 3D IC having Thermal Through Silicon Vias (TTSV)

被引：0
|
作者：
Patel, Shabaz Basheer [1 ]
Ghosh, Tamal [1 ]
Dutta, Asudeb [1 ]
Singh, Shivgovind [1 ]
机构：
[1] IIT Hyderabad, Dept Elect Engn, Hyderabad, Andhra Pradesh, India
来源：
2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC) | 2013年
关键词：
3D IC; CNT (Carbon Nano Tube); CVD Diamond; TTSV;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
TTSV is proposed for the removal of heat from between the IC layers as these TTSVs carries heat down to the sink. However, it may generate stress in Silicon. In the present paper, thermal-stress simulation of stack consists of three IC layers bonded face up is performed using finite element modeling tools. We also analyzed the stress generated in 3D IC containing TTSV. Further we proposed a method for lower stress around the TTSV. The method proposed decreases the Von Misses Stress by a value of 40Mpa on average considering all the IC layers. Thus by achieving this, functionality of the chip becomes more reliable.
引用
收藏
页码：2337 / 2341
页数：5
相关论文
共 50 条
  • [31] Electrical Characterization of 3D Through-Silicon-Vias
    Liu, F.
    Gu, X.
    Jenkins, K. A.
    Cartier, E. A.
    Liu, Y.
    Song, P.
    Koester, S. J.
    2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 1100 - 1105
  • [32] Thermal Management of 3D IC Integration with TSV (Through Silicon Via)
    Lau, John H.
    Yue, Tang Gong
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 635 - +
  • [33] Effect of Scaling Copper Through-Silicon Vias on Stress and Reliability for 3D Interconnects
    Spinella, Laura
    Park, Miseok
    Im, Jang-Hi
    Ho, Paul
    Tamura, Nobumichi
    Jiang, Tengfei
    2016 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE / ADVANCED METALLIZATION CONFERENCE (IITC/AMC), 2016, : 80 - 82
  • [34] Electrical Modeling and Analysis of Sidewall Roughness of Through Silicon Vias in 3D Integration
    Ehsan, M. Amimul
    Zhou, Zhen
    Yi, Yang
    2014 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2014, : 52 - 56
  • [35] THERMAL STRESS AND FAILURE LOCATION ANALYSIS FOR THROUGH SILICON VIA IN 3D INTEGRATION
    Tsai, H-Y.
    Kuo, C-W.
    JOURNAL OF MECHANICS, 2016, 32 (01) : 47 - 53
  • [36] The thermal stress analysis in 3D IC integration with TSV interposer
    Pang, Junwen
    Wang, Jun
    2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 724 - 729
  • [37] Hybrid TTSV Structure for Heat Mitigation and Energy Harvesting in 3D IC
    Ghosh, Tamal
    Gagan, G. C.
    Dutta, Ashudeb
    SivaRamaKrishna, Vanjari
    Singh, Shiv Govind
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 1160 - 1162
  • [38] Crosstalk Analysis of Through Silicon Vias With Low Pitch-to-diameter ratio in 3D-IC
    Liu, Sheng
    Zhu, Jianping
    Shi, Yongrong
    Hu, Xing
    Tang, Wanchun
    2013 PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON ANTENNAS AND PROPAGATION (ISAP), VOLS 1 AND 2, 2013,
  • [39] Testing 3D Chips Containing Through-Silicon Vias
    Marinissen, Erik Jan
    Zorian, Yervant
    ITC: 2009 INTERNATIONAL TEST CONFERENCE, 2009, : 569 - +
  • [40] Through-Silicon Vias and 3D Inductors for RF Applications
    Ebefors, Thorbjorn
    Oberhammer, Joachim
    MICROWAVE JOURNAL, 2014, 57 (02) : 80 - +
12345