Cycle Stealing and Channel Management for On-chip Networks

被引:0
|
作者
Lin, Jwo-An [1 ]
Tsai, Yung-Chou [1 ]
Lin, Tay-Jyi [2 ]
Hsu, Yarsun [1 ]
机构
[1] Natl Tsing Hua Univ, Dept Elect Engn, Hsinchu, Taiwan
[2] SoC Technol Ctr, Ind Technol Res Inst, Hsinchu, Taiwan
关键词
D O I
10.1109/HPCC.2008.60
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, a cycle stealing buffer and a physical channel management scheme are proposed for the design of on-chip networks. The cycle stealing buffer can reduce the number of cycles in reading and writing a network buffer. The physical channel management scheme can efficiently multiplex and arbitrate the physical channel among many virtual channels. These two methods can be adopted in wormhole based networks to improve both latency, and throughput. In this paper, by use of simulation, we study the feasibility and benefits of these two methods using wormhole based ring and torus networks.
引用
收藏
页码:53 / +
页数:2
相关论文
共 50 条
  • [21] On-chip tunnel management
    Smirnova, Olga
    NATURE PHYSICS, 2020, 16 (03) : 241 - 242
  • [22] On-chip tunnel management
    Olga Smirnova
    Nature Physics, 2020, 16 : 241 - 242
  • [23] Hardware/software support for adaptive work-stealing in on-chip multiprocessor
    Meunier, Quentin
    Petrot, Frederic
    Roch, Jean-Louis
    JOURNAL OF SYSTEMS ARCHITECTURE, 2010, 56 (08) : 392 - 406
  • [24] From the EIC - On-chip networks
    Gupta, R
    IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (05): : 393 - 393
  • [25] Hierarchical Clustering for On-Chip Networks
    Hesse, Robert
    Jerger, Natalie Enright
    PROCEEDINGS OF THE 1ST INTERNATIONAL WORKSHOP ON ADVANCED INTERCONNECT SOLUTIONS AND TECHNOLOGIES FOR EMERGING COMPUTING SYSTEMS, AISTECS 2016, 2016,
  • [26] Benchmarking of on-chip interconnection networks
    Wiklund, D
    Sathe, S
    Liu, D
    16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 621 - 624
  • [27] Maximal Connectivity Test with Channel-Open Faults in On-Chip Communication Networks
    Biswajit Bhowmik
    Journal of Electronic Testing, 2020, 36 : 385 - 408
  • [28] An Efficient DVS Scheme for On-Chip Networks Using Reconfigurable Virtual Channel Allocators
    Sadrosadati, Mohammad
    Mirhosseini, Amirhossein
    Aghilinasab, Homa
    Sarbazi-Azad, Hamid
    2015 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2015, : 249 - 254
  • [29] Inference of channel types in micro-architectural models of on-chip communication networks
    van Gastel, Bernard
    Verbeek, Freek
    Schmaltz, Julien
    2014 22ND INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2014,
  • [30] Maximal Connectivity Test with Channel-Open Faults in On-Chip Communication Networks
    Bhowmik, Biswajit
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2020, 36 (03): : 385 - 408