共 50 条
- [33] On-Chip Dynamic Resource Management FOUNDATIONS AND TRENDS IN ELECTRONIC DESIGN AUTOMATION, 2019, 13 (1-2): : 1 - 144
- [35] A Time-Optimized Scheme Towards Analysis of Channel-Shorts in on-Chip Networks JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2017, 33 (02): : 227 - 254
- [36] An Energy-Efficient Virtual Channel Power-Gating Mechanism for On-Chip Networks 2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 1527 - 1532
- [37] A Time-Optimized Scheme Towards Analysis of Channel-Shorts in on-Chip Networks Journal of Electronic Testing, 2017, 33 : 227 - 254
- [38] An Improvement of Router Throughput for On-Chip Networks Using On-the-fly Virtual Channel Allocation ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2011, 2011, 6566 : 219 - 230
- [39] Moths: Mobile Threads for On-Chip Networks PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2010, : 541 - 542
- [40] Flattened butterfly topology for on-chip networks MICRO-40: PROCEEDINGS OF THE 40TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2007, : 172 - +