Cycle Stealing and Channel Management for On-chip Networks

被引:0
|
作者
Lin, Jwo-An [1 ]
Tsai, Yung-Chou [1 ]
Lin, Tay-Jyi [2 ]
Hsu, Yarsun [1 ]
机构
[1] Natl Tsing Hua Univ, Dept Elect Engn, Hsinchu, Taiwan
[2] SoC Technol Ctr, Ind Technol Res Inst, Hsinchu, Taiwan
关键词
D O I
10.1109/HPCC.2008.60
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, a cycle stealing buffer and a physical channel management scheme are proposed for the design of on-chip networks. The cycle stealing buffer can reduce the number of cycles in reading and writing a network buffer. The physical channel management scheme can efficiently multiplex and arbitrate the physical channel among many virtual channels. These two methods can be adopted in wormhole based networks to improve both latency, and throughput. In this paper, by use of simulation, we study the feasibility and benefits of these two methods using wormhole based ring and torus networks.
引用
收藏
页码:53 / +
页数:2
相关论文
共 50 条
  • [31] Detection and Localization of Channel-Short Faults in Regular On-Chip Interconnection Networks
    Bhowmik B.
    SN Computer Science, 4 (5)
  • [32] Sharded Router: A novel on-chip router architecture employing bandwidth sharding and stealing
    Lee, Junghee
    Nicopoulos, Chrysostomos
    Lee, Hyung Gyu
    Kim, Jongman
    PARALLEL COMPUTING, 2013, 39 (09) : 372 - 388
  • [33] On-Chip Dynamic Resource Management
    Miele, Antonio
    Kanduri, Anil
    Moazzemi, Kasra
    Juhasz, David
    Rahmani, Amir M.
    Dutt, Nikil
    Liljeberg, Pasi
    Jantsch, Axel
    FOUNDATIONS AND TRENDS IN ELECTRONIC DESIGN AUTOMATION, 2019, 13 (1-2): : 1 - 144
  • [34] On optimal strategies for cycle-stealing in networks of workstations
    Bhatt, SN
    Chung, FRK
    Leighton, FT
    Rosenberg, AL
    IEEE TRANSACTIONS ON COMPUTERS, 1997, 46 (05) : 545 - 557
  • [35] A Time-Optimized Scheme Towards Analysis of Channel-Shorts in on-Chip Networks
    Bhowmik, Biswajit
    Deka, Jatindra Kumar
    Biswas, Santosh
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2017, 33 (02): : 227 - 254
  • [36] An Energy-Efficient Virtual Channel Power-Gating Mechanism for On-Chip Networks
    Mirhosseini, Amirhossein
    Sadrosadati, Mohammad
    Fakhrzadehgan, Ali
    Modarressi, Mehdi
    Sarbazi-Azad, Hamid
    2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 1527 - 1532
  • [37] A Time-Optimized Scheme Towards Analysis of Channel-Shorts in on-Chip Networks
    Biswajit Bhowmik
    Jatindra Kumar Deka
    Santosh Biswas
    Journal of Electronic Testing, 2017, 33 : 227 - 254
  • [38] An Improvement of Router Throughput for On-Chip Networks Using On-the-fly Virtual Channel Allocation
    Son Truong Nguyen
    Oyanagi, Shigeru
    ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2011, 2011, 6566 : 219 - 230
  • [39] Moths: Mobile Threads for On-Chip Networks
    Misler, Matthew
    Jerger, Natalie Enright
    PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2010, : 541 - 542
  • [40] Flattened butterfly topology for on-chip networks
    Kim, John
    Balfour, James
    Dally, William J.
    MICRO-40: PROCEEDINGS OF THE 40TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2007, : 172 - +