Parallel Information Extraction on shared memory multi-processor system

被引：0

作者：

Shan, Jiulong ^{[1
]}

Chen, Yurong ^{[1
]}

Diao, Qian ^{[1
]}

Zhang, Yimin ^{[1
]}

机构：

[1] Intel Corp, Intel China Res Ctr, 8F,Raycom Infotech Pk A,2 KeXueYuan S Rd, Beijing 100080, Peoples R China

来源：

2006 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, PROCEEDINGS | 2006年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Text Mining is one of the best solutions for today and the future's information explosion. With the development of modern processor technologies, it will be a mass market desktop application in the many-core era. In Text Mining system, Information Extraction is a representative module and is the most compute intensive part. In this paper, we study the performance of parallel Information Extraction on shared memory multi-processor systems in order to gain some insights of such applications on the future's many-core architecture. In implementation, Conditional Random Fields (CRFs) algorithm is selected as the core of module Information Extraction. Based on the newest CRFs toolkit FlexCRFs, we make several serial optimizations and then parallelize it with MPI and System V. IPC/shm. We also conduct a detailed performance analysis of this parallel application on the target system.

引用

页码：311 / 318

页数：8

共 50 条

[1] Shared multi-processor scheduling
Dereniowski, Dariusz
Kubiak, Wieslaw
[J]. EUROPEAN JOURNAL OF OPERATIONAL RESEARCH, 2017, 261 (02) : 503 - 514
[2] A Case for an Interleaving Constrained Shared-Memory Multi-Processor
Yu, Jie
Narayanasamy, Satish
[J]. ISCA 2009: 36TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2009, : 325 - 336
[3] Shared-Memory Multi-Processor Scheduling Algorithms for CCSP
Ritson, Carl G.
[J]. WOTUG-30: COMMUNICATING PROCESS ARCHITECTURES 2007, 2007, 65 : 509 - 509
[4] Multi-Processor Memory Scoreboard: A multi-processor memory ordering and data consistency checker
Saravu, Prasad Krishna
[J]. 2016 17TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR AND SOC TEST AND VERIFICATION (MTV), 2016, : 7 - 14
[5] Evaluation of shared DRAM for parallel processor system with shared memory
Kurino, H
Hirano, K
Ono, T
Koyanagi, M
[J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1998, E81A (12) : 2655 - 2660
[6] A parallel CNC system architecture based on Symmetric Multi-processor
Fu, Hongya
Li, Cong
Fu, Yunzhong
[J]. PROCEEDINGS OF 2016 SIXTH INTERNATIONAL CONFERENCE ON INSTRUMENTATION & MEASUREMENT, COMPUTER, COMMUNICATION AND CONTROL (IMCCC 2016), 2016, : 634 - 637
[7] Parallel Fock matrix construction on layered multi-processor system
Umeda, H
Inadomi, Y
Honda, H
Nagashima, U
[J]. ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2005, 229 : U793 - U793
[8] Shared memory contention and its impact on multi-processor call control throughput
Drwiega, T
[J]. TELETRAFFIC CONTRIBUTIONS FOR THE INFORMATION AGE, 1997, 2 : 593 - 602
[9] A Parallel Genetic Algorithm on a Multi-Processor System-on-Chip
Ferreira, Rubem Euzebio
Mourelle, Luiza de Macedo
Nedjah, Nadia
[J]. TRENDS IN APPLIED INTELLIGENT SYSTEMS, PT II, PROCEEDINGS, 2010, 6097 : 164 - +
[10] Optimal wait-free clock synchronization protocol on a shared-memory multi-processor system
Inoue, M
Moriya, S
Masuzawa, T
Fujiwara, H
[J]. DISTRIBUTED ALGORITHMS, PROCEEDINGS, 1997, 1320 : 290 - 304

← 1 2 3 4 5 →