Shared memory contention and its impact on multi-processor call control throughput

被引：0
|
作者：
Drwiega, T
机构：
来源：
TELETRAFFIC CONTRIBUTIONS FOR THE INFORMATION AGE | 1997年 / 2卷
关键词：
D O I：
10.1016/S1388-3437(97)80062-5
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
A Shared-Memory Multi-Processor Call Control (SMMPCC) is described when the executing transactions contend for access to shared memory addresses. First, memory contention is characterized, then the system throughput is modelled analytically Based on the model, bounds for the throughput are found. Also shown are how the throughput depends on the number of processors, contention level and on how far into transaction execution a contention on memory access happens.
引用
收藏
页码：593 / 602
页数：10
相关论文
共 50 条
  • [1] Shared multi-processor scheduling
    Dereniowski, Dariusz
    Kubiak, Wieslaw
    [J]. EUROPEAN JOURNAL OF OPERATIONAL RESEARCH, 2017, 261 (02) : 503 - 514
  • [2] Parallel Information Extraction on shared memory multi-processor system
    Shan, Jiulong
    Chen, Yurong
    Diao, Qian
    Zhang, Yimin
    [J]. 2006 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, PROCEEDINGS, 2006, : 311 - 318
  • [3] A Case for an Interleaving Constrained Shared-Memory Multi-Processor
    Yu, Jie
    Narayanasamy, Satish
    [J]. ISCA 2009: 36TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2009, : 325 - 336
  • [4] Shared-Memory Multi-Processor Scheduling Algorithms for CCSP
    Ritson, Carl G.
    [J]. WOTUG-30: COMMUNICATING PROCESS ARCHITECTURES 2007, 2007, 65 : 509 - 509
  • [5] Multi-Processor Memory Scoreboard: A multi-processor memory ordering and data consistency checker
    Saravu, Prasad Krishna
    [J]. 2016 17TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR AND SOC TEST AND VERIFICATION (MTV), 2016, : 7 - 14
  • [6] Energy-performance tradeoffs for the shared memory in multi-processor systems-on-chip
    Patel, K
    Macii, E
    Poncino, M
    [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 361 - 364
  • [7] Synthesis of partitioned shared memory architectures for energy-efficient multi-processor SoC
    Patel, K
    Macii, E
    Poncino, M
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 700 - 701
  • [8] Simulation framework for multi-processor memory communications
    Enael, J
    Lacks, D
    Kocak, T
    [J]. MODELLING AND SIMULATION 2005, 2005, : 413 - 419
  • [9] Predicting Bus Contention Effects on Energy and Performance in Multi-Processor SoCs
    Penolazzi, Sandro
    Sander, Ingo
    Hemani, Ahmed
    [J]. 2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 1196 - 1199
  • [10] Predicting inter-thread cache contention on a chip multi-processor architecture
    Chandra, D
    Guo, F
    Kim, S
    Solihin, Y
    [J]. 11TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2005, : 340 - 351
12345