Thin Wafer Handling Process Evaluation for 3DIC Integration

被引:0
|
作者
Chang, H. H. [1 ]
Tsai, W. L. [1 ]
Chien, C. H. [1 ]
Fu, H. C. [1 ]
Chiang, C. W. [1 ]
Chen, Y. H. [1 ]
Lo, W. C. [1 ]
机构
[1] Ind Technol Res Inst, Elect & Optoelect Res Labs, Hsinchu 31040, Taiwan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
After temporary bonding and thinning process, many backside processes will be conducted on the thinned wafer. The critical processes for thin wafer handling material are high temperature and high vacuum processes. In this article, a quick adhesive selecting method is proposed. Backside process of PECVD SiO2 is identified as the most critical process for thin wafer handling material selection. Two thermal plastic thin wafer handling materials are used in this study for 300 mm wafers and thermal compress bonding in a vacuum chamber is used for bonding process. After bonding, the wafer is thinned down to 50 mu m by a commercialized grinder and the PECVD SiO2 process is conducted on the thinned wafer. Many dishes were found after PECVD SiO2 process because there is outgassing from the thin wafer handling material or from the device/carrier wafer surface. In this research, an additional hold time is proposed to reduce the dishing after PECVD SiO2 process. Different hold time at 210. and different bonding time are evaluated. For the bonding process without hold time, large voids are observed. There are also 29 dishes on the surface of the wafer. By adding additional 5 minutes hold time before bonding, the number of the dishing on the wafer surface reduced from 29 to 6. If the hold time is set to 10 minutes, only 4 dishes were found on the wafer surface. From the evaluation result of these two thermal plastic thin wafer handling materials, B-glue seems much better than A-glue. The hold time seems very critical on void reduction during bonding process. From B-glue on PECVD SiO2 experiment, 10 minutes hold time has the better performance for void reduction. The bonding process with zero hold time has the worst performance which has many voids after PECVD SiO2 process. An ultra-thin 300 mm wafer with a thickness less than 7 mu m is also demonstrated in this research by using B-glue and 10 minutes hold time.
引用
收藏
页数:4
相关论文
共 50 条
  • [21] 3DIC from Concept to Reality
    Lee, Frank
    Shen, Bill
    Chen, Willy
    Lee, Suk
    2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 394 - 398
  • [22] SYSTEM CO-DESIGN INCLUSIVE OF CONNECTIVITY FOR 3DIC AND WAFER-LEVEL PACKAGING
    Narayanan, T., V
    2019 INTERNATIONAL WAFER LEVEL PACKAGING CONFERENCE (IWLPC), 2019,
  • [23] Implementation of Memory Stacking on Logic Controller by Using 3DIC 300mm Backside TSV Process Integration
    Chen, Shang-Chun
    Tzeng, Pei-Jer
    Hsin, Yu-Chen
    Wang, Chung-Chih
    Chang, Po-Chih
    Chen, Jui-Chin
    Chang, Yiu-Hsiang
    Chen, Tsuen-Sung
    Hsu, Tzu-Chien
    Chang, Hsiang-Hung
    Zhan, Chau-Jie
    Lee, Chia-Hsin
    Chou, Yung-Fa
    Kwai, Ding-Ming
    Ku, Tzu-Kun
    Wang, Pei-Hua
    Lo, Wei-Chung
    2016 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2016,
  • [24] Visible and Nonvisible Defects In 3DIC Flows
    Orbon, Jacob
    2016 27TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2016, : 267 - 270
  • [25] Revisiting 3DIC benefit with multiple tiers
    Chan, Wei-Ting Jonas
    Kahng, Andrew B.
    Li, Jiajia
    INTEGRATION-THE VLSI JOURNAL, 2017, 58 : 226 - 235
  • [26] Exploring Early Design Tradeoffs in 3DIC
    Franzon, Paul D.
    Priyadarshi, Shivam
    Lipa, Steve
    Davis, W. Rhett
    Thorolfsson, Thor
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 545 - 549
  • [27] 3DIC Stacked System Technology and Application
    Chan, Yi-Jen
    Lo, Wei-Chung
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 382 - 385
  • [28] Revisiting 3DIC Benefit with Multiple Tiers
    Chan, Wei-Ting Jonas
    Kahng, Andrew B.
    Li, Jiajia
    PROCEEDINGS OF THE 18TH ACM/IEEE SYSTEM LEVEL INTERCONNECT PREDICTION 2016 WORKSHOP (SLIP '16), 2016,
  • [29] SEMI's 3DIC standards activities
    Garrou, Phil
    SOLID STATE TECHNOLOGY, 2014, 57 (04) : 12 - 12
  • [30] 3DIC integration with D2D bump-less Cu bonding
    Roshanghias, Ali
    2023 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE, 3DIC, 2023,