3DIC from Concept to Reality

被引:0
|
作者
Lee, Frank [1 ]
Shen, Bill [1 ]
Chen, Willy [1 ]
Lee, Suk [1 ]
机构
[1] TSMC Design & Technol Platform, Taipei, Taiwan
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
3DIC technology presents a new system integration strategy for the electronics industry to achieve superior system performance with lower power consumption, higher bandwidth, smaller system form factor, and shorter time to market through heterogeneous integration. TSMC's "Chip-on-Wafer-on-Substrate (CoWoS)" technology opens up a new opportunity to bring 3D chip stacking vision from concept to reality. The provided methodology will be discussed about this market trend and the different pieces needed to jointly make it a success, which includes customers' required application, TSMC's support design flow, as well as the ecosystem design enablement of multi-die implementation, DFT solution, thermal analysis, verification and new categories of IPs.
引用
收藏
页码:394 / 398
页数:5
相关论文
共 50 条
  • [1] Welcome to 3DIC 2023
    O'Mathuna, Cian
    O'Brien, Peter
    Nagaraja, Veda Sandeep
    3DIC 2023 - IEEE International 3D Systems Integration Conference, 2023,
  • [2] Progress in 3DIC SEMI standards
    Garrou, Phil
    SOLID STATE TECHNOLOGY, 2012, 55 (08) : 11 - 11
  • [3] 基于HITOC DK与3DIC Integrity的3DIC芯片物理设计
    徐睿
    王贻源
    电子技术应用, 2022, 48 (08) : 55 - 59
  • [4] Applications and Design Styles for 3DIC
    Franzon, Paul D.
    Rotenberg, Eric
    Tuck, James
    Davis, W. Rhett
    Zhou, Huiyang
    Schabel, Joshua
    Zhang, Zhenquian
    Park, J.
    Dwiel, Brandon
    Forbes, Elliott
    JoonmooHuh
    Priyadarshi, Shivam
    Lipa, Steve
    Thorolfsson, Thor
    2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2013,
  • [5] 3DIC Benefit Estimation and Implementation Guidance From 2DIC Implementation
    Chan, Wei-Ting J.
    Du, Yang
    Kahng, Andrew B.
    Nath, Siddhartha
    Samadi, Kambiz
    2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,
  • [6] Revisiting 3DIC benefit with multiple tiers
    Chan, Wei-Ting Jonas
    Kahng, Andrew B.
    Li, Jiajia
    INTEGRATION-THE VLSI JOURNAL, 2017, 58 : 226 - 235
  • [7] Visible and Nonvisible Defects In 3DIC Flows
    Orbon, Jacob
    2016 27TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2016, : 267 - 270
  • [8] Exploring Early Design Tradeoffs in 3DIC
    Franzon, Paul D.
    Priyadarshi, Shivam
    Lipa, Steve
    Davis, W. Rhett
    Thorolfsson, Thor
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 545 - 549
  • [9] 3DIC Stacked System Technology and Application
    Chan, Yi-Jen
    Lo, Wei-Chung
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 382 - 385
  • [10] Revisiting 3DIC Benefit with Multiple Tiers
    Chan, Wei-Ting Jonas
    Kahng, Andrew B.
    Li, Jiajia
    PROCEEDINGS OF THE 18TH ACM/IEEE SYSTEM LEVEL INTERCONNECT PREDICTION 2016 WORKSHOP (SLIP '16), 2016,