SEQUENTIAL LOGIC CIRCUITS RELIABILITY ANALYSIS

被引:8
|
作者
Jahanirad, Hadi [1 ]
Mohammadi, Karim [1 ]
机构
[1] Iran Univ Sci & Technol Narmak, Coll Elect Engn, Tehran 16844, Iran
关键词
Sequential circuits; reliability; PTM; error probability; conditional probability;
D O I
10.1142/S0218126612500405
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Reliability analysis using error probabilities for combinational logic circuits has been investigated widely in the literature. Reliability analysis for sequential logic circuits using these methods would be inaccurate because of existence of loops in their architecture. In this paper a new method based on conversion of sequential circuit to combinational one and applying an iterative reliability analysis is developed. A Monte Carlo method-based reliability analysis is introduced for sequential circuits, which is used for first method validation. Experimental results demonstrate good accuracy of the method.
引用
下载
收藏
页数:17
相关论文
共 50 条
  • [41] Reliability and Prospects of Logic-in-Memory Circuits
    Zanotti, Tommaso
    6TH IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2022), 2022, : 369 - 371
  • [42] Signal probability for reliability evaluation of logic circuits
    Franco, Denis Teixeira
    Vasconcelos, Mai Correia
    Naviner, Lirida
    Naviner, Jean-Francois
    MICROELECTRONICS RELIABILITY, 2008, 48 (8-9) : 1586 - 1591
  • [43] Reliability Estimation of Logic Circuits at the Transistor Level
    H. Jahanirad
    Circuits, Systems, and Signal Processing, 2021, 40 : 2507 - 2534
  • [44] Logic Synthesis of Sequential Logic Circuits for Adiabatic Quantum-Flux-Parametron Logic
    Saito, Ro
    Ayala, Christopher L.
    Chen, Olivia
    Tanaka, Tomoyuki
    Tamura, Tomohiro
    Yoshikawa, Nobuyuki
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2021, 31 (05)
  • [45] Logic Circuits Reliability Analysis using Signal Probability and Bayesian Network Concepts
    Jahanirad, Hadi
    RECENT ADVANCES IN ELECTRICAL & ELECTRONIC ENGINEERING, 2023, 16 (01) : 66 - 77
  • [46] BDD-based logic partitioning for sequential circuits
    Kuo, MT
    Wang, YF
    Cheng, CK
    Fujita, M
    PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 607 - 612
  • [47] Generalized Net Models of Basic Sequential Logic Circuits
    Erbakanov, Lenko
    Atanassov, Krassimir
    Sotirov, Sotir
    Simeonov, Stanislav
    2016 IEEE 8TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS (IS), 2016, : 579 - 583
  • [48] DESIGN OF SEQUENTIAL SWITCHING CIRCUITS WITH THE CUBE LOGIC TECHNIQU
    SENDERS SL
    LUCCHESI JR
    1971, 10 (04): : 59 - 64
  • [49] Basic circuits for multi-valued sequential logic
    Fatma Sarica
    Avni Morgül
    Analog Integrated Circuits and Signal Processing, 2013, 74 : 91 - 96
  • [50] BEOL NEM Relay Based Sequential Logic Circuits
    Li, Ren
    Alhadrami, Reem
    Fariborzi, Hossein
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,