Multiplexer and Memory-Efficient Circuits for Parallel Bit Reversal

被引：4
|
作者：
Garrido, Mario [1 ]
机构：
[1] Linkoping Univ, Dept Elect Engn, S-58183 Linkoping, Sweden
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2019年 / 66卷 / 04期
关键词：
Bit reversal; FFT; pipelined architecture;
D O I：
10.1109/TCSII.2018.2880921
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This brief presents novel circuits for calculating the bit reversal on parallel data. The circuits consist of delays/memories and multiplexers, and have the advantage that they requires the minimum number of multiplexers among circuits for parallel bit reversal so far, as well as a small total memory.
引用
下载
收藏
页码：657 / 661
页数：5
相关论文
共 50 条
  • [21] Local sequence alignment using parallel memory-efficient dynamic programming
    Pichl, L
    Arai, M
    Hanabusa, K
    Hayashi, T
    Proceedings of the 8th Joint Conference on Information Sciences, Vols 1-3, 2005, : 1269 - 1272
  • [22] Cascaded Parallel Filtering for Memory-Efficient Image-Based Localization
    Cheng, Wentao
    Lin, Weisi
    Chen, Kan
    Zhang, Xinfeng
    2019 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV 2019), 2019, : 1032 - 1041
  • [23] Parallel Framework for Memory-Efficient Computation of Image Descriptors for Megapixel Images
    Abdeltif, Amr M.
    Hosny, Khalid M.
    Darwish, Mohamed M.
    Salah, Ahmad
    Li, Kenli
    BIG DATA RESEARCH, 2023, 33
  • [24] A Memory-Efficient Hybrid Parallel Framework for Deep Neural Network Training
    Li, Dongsheng
    Li, Shengwei
    Lai, Zhiquan
    Fu, Yongquan
    Ye, Xiangyu
    Cai, Lei
    Qiao, Linbo
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2024, 35 (04) : 577 - 591
  • [25] A Parallel and Memory-Efficient Decoding for Spatially-Coupled LDPC Codes
    Wu, Qihao
    Lv, Lihong
    Yao, Yanjun
    Wu, Sheng
    2020 IEEE/CIC INTERNATIONAL CONFERENCE ON COMMUNICATIONS IN CHINA (ICCC), 2020, : 1016 - 1021
  • [26] Memory-Efficient LFSR Encoding and Weightage Driven Bit Transition for Improved Fault Coverage
    Sowmiya, G.
    Malarvizhi, S.
    IETE JOURNAL OF RESEARCH, 2023, 69 (04) : 1783 - 1788
  • [27] Memory-efficient interconnect optimization
    Lai, MH
    Wong, DF
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 198 - 202
  • [28] Memory-efficient DRASiW Models
    Napoli, Otavio Oliveira
    de Almeida, Ana Maria
    Borin, Edson
    Breternitz Jr, Mauricio
    NEUROCOMPUTING, 2024, 610
  • [29] Memory-efficient fingerprint verification
    Beleznai, C
    Ramoser, H
    Wachmann, B
    Birchbauer, J
    Bischof, H
    Kropatsch, W
    2001 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL II, PROCEEDINGS, 2001, : 463 - 466
  • [30] Memory-Efficient Hash Joins
    Barber, R.
    Lohman, G.
    Pandis, I.
    Raman, V.
    Sidle, R.
    Attaluri, G.
    Chainani, N.
    Lightstone, S.
    Sharpe, D.
    PROCEEDINGS OF THE VLDB ENDOWMENT, 2014, 8 (04): : 353 - 364
12345