Multiplexer and Memory-Efficient Circuits for Parallel Bit Reversal

被引：4
|
作者：
Garrido, Mario [1 ]
机构：
[1] Linkoping Univ, Dept Elect Engn, S-58183 Linkoping, Sweden
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2019年 / 66卷 / 04期
关键词：
Bit reversal; FFT; pipelined architecture;
D O I：
10.1109/TCSII.2018.2880921
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This brief presents novel circuits for calculating the bit reversal on parallel data. The circuits consist of delays/memories and multiplexers, and have the advantage that they requires the minimum number of multiplexers among circuits for parallel bit reversal so far, as well as a small total memory.
引用
下载
收藏
页码：657 / 661
页数：5
相关论文
共 50 条
  • [41] Memory-efficient 3D connected component labeling with parallel computing
    Ohira, Norihiro
    SIGNAL IMAGE AND VIDEO PROCESSING, 2018, 12 (03) : 429 - 436
  • [42] A high-performance memory-efficient architecture of the bit-plane coder in JPEG 2000
    Pastuszak, G
    2005 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO (ICME), VOLS 1 AND 2, 2005, : 225 - 228
  • [43] A Pattern Partitioning Algorithm for Memory-Efficient Parallel String Matching in Deep Packet Inspection
    Kim, HyunJin
    Hong, Hyejeong
    Baek, Dongmyoung
    Kang, Sungho
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2010, E93B (06) : 1612 - 1614
  • [44] A Memory-Efficient Parallel Single Pass Architecture for Connected Component Labeling of Streamed Images
    Klaiber, Michael
    Rockstroh, Lars
    Wang, Zhe
    Baroud, Yousef
    Simon, Sven
    2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12), 2012, : 159 - 165
  • [45] A memory-efficient parallel string matching architecture for high-speed intrusion detection
    Lu, Hongbin
    Zheng, Kai
    Liu, Bin
    Zhang, Xin
    Liu, Yunhao
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2006, 24 (10) : 1793 - 1804
  • [46] MOOSE Stochastic Tools: A module for performing parallel, memory-efficient in situ stochastic simulations
    Slaughter, Andrew E.
    Prince, Zachary M.
    German, Peter
    Halvic, Ian
    Jiang, Wen
    Spencer, Benjamin W.
    Dhulipala, Somayajulu L. N.
    Gaston, Derek R.
    SOFTWAREX, 2023, 22
  • [47] Memory-Efficient and Stabilizing Management System and Parallel Methods for RELION Using CUDA and MPI
    Zhang, Jingrong
    Wang, Zihao
    Chen, Yu
    Liu, Zhiyong
    Zhang, Fa
    BIOINFORMATICS RESEARCH AND APPLICATIONS, ISBRA 2018, 2018, 10847 : 205 - 216
  • [48] A memory-efficient strategy for exploring the web
    Castillo, Carlos
    Nelli, Alberto
    Panconesi, Alessandro
    2006 IEEE/WIC/ACM INTERNATIONAL CONFERENCE ON WEB INTELLIGENCE, (WI 2006 MAIN CONFERENCE PROCEEDINGS), 2006, : 680 - +
  • [49] Memory-Efficient Assembly Using Flye
    Freire, Borja
    Ladra, Susana
    Parama, Jose R.
    IEEE-ACM TRANSACTIONS ON COMPUTATIONAL BIOLOGY AND BIOINFORMATICS, 2022, 19 (06) : 3564 - 3577
  • [50] Toward memory-efficient linear solvers
    Baker, A
    Dennis, J
    Jessup, ER
    HIGH PERFORMANCE COMPUTING FOR COMPUTATIONAL SCIENCE - VECPAR 2002, 2003, 2565 : 315 - 327
12345