Multiplexer and Memory-Efficient Circuits for Parallel Bit Reversal

被引：4
|
作者：
Garrido, Mario [1 ]
机构：
[1] Linkoping Univ, Dept Elect Engn, S-58183 Linkoping, Sweden
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2019年 / 66卷 / 04期
关键词：
Bit reversal; FFT; pipelined architecture;
D O I：
10.1109/TCSII.2018.2880921
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This brief presents novel circuits for calculating the bit reversal on parallel data. The circuits consist of delays/memories and multiplexers, and have the advantage that they requires the minimum number of multiplexers among circuits for parallel bit reversal so far, as well as a small total memory.
引用
下载
收藏
页码：657 / 661
页数：5
相关论文
共 50 条
  • [1] Multiplexer & Memory Efficient Bit-Reversal Algorithms
    Reddy, Basamgari Bhanu Prakash
    Kumar, Nitish
    Kandpal, Kavindra
    Goswami, Manish
    2023 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS, 2024, : 236 - 240
  • [2] Optimal Circuits for Parallel Bit Reversal
    Chen, Ren
    Prasanna, Viktor K.
    PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2017,
  • [3] Memory-efficient Parallel Tensor Decompositions
    Baskaran, Muthu
    Henretty, Tom
    Pradelle, Benoit
    Langston, M. Harper
    Bruns-Smith, David
    Ezick, James
    Lethin, Richard
    2017 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2017,
  • [4] Efficient Circuit for Parallel Bit Reversal
    Li, Weijun
    Yu, Feng
    Ma, Zhenguo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2016, 63 (04) : 381 - 385
  • [5] Parallel and Memory-efficient Preprocessing for Metagenome Assembly
    Rengasamy, Vasudevan
    Medvedev, Paul
    Madduri, Kamesh
    2017 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2017, : 283 - 292
  • [6] Parallel Memory-Efficient Processing of BCI Data
    Alexander, Trevor
    Kuh, Anthony
    Hamada, Katsuhiko
    Mori, Hiromu
    Shinoda, Hiroyuki
    Rutkowski, Tomasz
    2014 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA), 2014,
  • [7] A scalable memory-efficient architecture for parallel shared memory switches
    Matthews, Brad
    Elhanany, Itamar
    2007 WORKSHOP ON HIGH PERFORMANCE SWITCHING AND ROUTING, 2007, : 74 - +
  • [8] Memory-Efficient Pipeline-Parallel DNN Training
    Narayanan, Deepak
    Phanishayee, Amar
    Shi, Kaiyu
    Chen, Xie
    Zaharia, Matei
    INTERNATIONAL CONFERENCE ON MACHINE LEARNING, VOL 139, 2021, 139
  • [9] Parallel and Memory-Efficient Reads Indexing for Genome Assembly
    Chapuis, Guillaume
    Chikhi, Rayan
    Lavenier, Dominique
    PARALLEL PROCESSING AND APPLIED MATHEMATICS, PT II, 2012, 7204 : 272 - 280
  • [10] Work and memory-efficient parallel algorithms for the knapsack problem
    Ferreira, A
    INTERNATIONAL JOURNAL OF HIGH SPEED COMPUTING, 1995, 7 (04): : 595 - 606
12345