Parallel Memory-Efficient Processing of BCI Data

被引：0

作者：

Alexander, Trevor ^{[1
]}

Kuh, Anthony ^{[1
]}

Hamada, Katsuhiko ^{[2
]}

Mori, Hiromu ^{[3
,4
]}

Shinoda, Hiroyuki ^{[2
]}

Rutkowski, Tomasz ^{[3
,4
]}

机构：

[1] Univ Hawaii Manoa, Dept Elect Engn, Honolulu, HI 96822 USA

[2] Univ Tokyo, Tokyo, Japan

[3] Univ Tsukuba, Life Sci Ctr TARA, Tsukuba, Ibaraki 305, Japan

[4] RIKEN, Brain Sci Inst, Wako, Saitama, Japan

来源：

2014 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA) | 2014年

关键词：

D O I：

暂无

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

Following after magnetic resonance imaging (MRI) and electrocortigraphy (ECoG), electroencephalography (EEG) based research is entering the world of big data[1]. A research quality brain-computer interface (BCI) data set can easily number in the hundreds of millions of points, making methodology of processing and classification critical. A selection of broadly applicable optimization methods implemented in R is presented that enables users to take advantage of parallelization, guaranteed call-by-reference to limit memory overhead, and scalable performance with common BCI processing tasks. As proof of concept, classification results for a P300 experiment and performance statistics are presented.

引用

下载

页数：9

共 50 条

[1] MERIT: Tensor Transform for Memory-Efficient Vision Processing on Parallel Architectures
Lin, Yu-Sheng
Chen, Wei-Chao
Chien, Shao-Yi
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (03) : 791 - 804
[2] Memory-efficient Parallel Tensor Decompositions
Baskaran, Muthu
Henretty, Tom
Pradelle, Benoit
Langston, M. Harper
Bruns-Smith, David
Ezick, James
Lethin, Richard
2017 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2017,
[3] Parallel and Memory-efficient Preprocessing for Metagenome Assembly
Rengasamy, Vasudevan
Medvedev, Paul
Madduri, Kamesh
2017 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2017, : 283 - 292
[4] A scalable memory-efficient architecture for parallel shared memory switches
Matthews, Brad
Elhanany, Itamar
2007 WORKSHOP ON HIGH PERFORMANCE SWITCHING AND ROUTING, 2007, : 74 - +
[5] A Memory-Efficient Data Redistribution Algorithm
Siegel, Stephen F.
Siegel, Andrew R.
RECENT ADVANCES IN PARALLEL VIRTUAL MACHINE AND MESSAGE PASSING INTERFACE, PROCEEDINGS, 2009, 5759 : 219 - +
[6] Memory-Efficient Pipeline-Parallel DNN Training
Narayanan, Deepak
Phanishayee, Amar
Shi, Kaiyu
Chen, Xie
Zaharia, Matei
INTERNATIONAL CONFERENCE ON MACHINE LEARNING, VOL 139, 2021, 139
[7] Multiplexer and Memory-Efficient Circuits for Parallel Bit Reversal
Garrido, Mario
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (04) : 657 - 661
[8] Parallel and Memory-Efficient Reads Indexing for Genome Assembly
Chapuis, Guillaume
Chikhi, Rayan
Lavenier, Dominique
PARALLEL PROCESSING AND APPLIED MATHEMATICS, PT II, 2012, 7204 : 272 - 280
[9] Work and memory-efficient parallel algorithms for the knapsack problem
Ferreira, A
INTERNATIONAL JOURNAL OF HIGH SPEED COMPUTING, 1995, 7 (04): : 595 - 606
[10] Parallel and Memory-efficient Burrows-Wheeler Transform
Hayashi, Shinya
Taura, Kenjiro
2013 IEEE INTERNATIONAL CONFERENCE ON BIG DATA, 2013,

← 1 2 3 4 5 →