RISC/DSP dual core wireless SoC processor focused on multimedia applications

被引:0
|
作者
Suh, HJ
Kim, J
机构
[1] Catholic Univ Korea, Sch Comp Sci & Informat Engn, Puchon 420743, Gyeonggido, South Korea
[2] GCT Semicond Inc, San Jose, CA 95131 USA
来源
EMBEDDED AND UBIQUITOUS COMPUTING - EUC 2005 | 2005年 / 3824卷
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The key technology of the mobile multimedia application is System-On-Chip processor that integrates the major function unit with low power consumption using a small battery. The wireless communication is practical technology, which makes comfortable communications between devices, such as IEEE 802.11a/b/g and Bluetooth. By the modern streaming technology with compression, like mpeg, the wireless communication triggers high quality media service without wires. The wireless communication spend a quite large portion of energy of mobile device if data flows continuously, hence a delicate energy control may needed to fulfill a saving of the limited energy. Due to these issues, integrating the wireless function units into the high performance embedded processor supports a seamless control of power consumption of wireless part, and the communication data flows are sealed in the SoC chip, which reduces inter-chip communiaction energy between a main processor and a wireless media access controller. We focused the high performance wireless multimedia applications are suffered by the energy consumption, so we alleviated the power issue by integrating of IEEE 802.11a/b/g media access controller, modem, ADC/DAC, high performance DSP, and RISC core in a silicon. We present a wireless capable SoC processor, GDM5104, that integrated the multiple wireless media access controller as well as CCK/OFDM/GFSK modem and ADC/DAC also. Furthermore, the processor integrates RISC and DSP independent cores with appropriate caches, and rich peripherals that sufficient to implement mobile multimedia applications, hence the processor exhibits wireless connectivity with low power consumption. The processor is fabricated in a 0.18um standard CMOS technology, and operates at 133MHz RISC, and 100MHz DSP, which provides full capability of wireless multimedia processing.
引用
收藏
页码:321 / 330
页数:10
相关论文
共 50 条
  • [41] A 20 Channel EMG SoC with an Integrated 32b RISC Core for Real-Time Wireless Prosthetic Control
    Sole, M. Pons
    Badami, K.
    Deng, J.
    Mavrogordatos, T.
    Azarkhish, E.
    Zahnd, L.
    Cosentino, C.
    Augustyniak, M.
    Zha, Y.
    Bischof, A.
    Bergamini, L.
    Dallemagne, P.
    Emery, S.
    IEEE 45TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC 2019), 2019, : 73 - +
  • [42] SOC design challenges in a multi-threaded 65nm dual core Xeon® MP processor
    Varada, Raj
    Tam, Simon
    Benoit, John
    Chou, Kris
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2006, : 217 - +
  • [43] DSP16000: A high performance, low power dual-MAC DSP core for communications applications
    Alidina, M
    Burns, G
    Holmqvist, C
    Morgan, E
    Rhodes, D
    Simanapalli, S
    Thierbach, M
    IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, : 119 - 122
  • [44] Variable Delayed Dual-Core Lockstep (VDCLS) Processor for Safety and Security Applications
    Marcinek, Krzysztof
    Pleskacz, Witold A.
    ELECTRONICS, 2023, 12 (02)
  • [45] HiBRID-SoC:: A multi-core system-on-chip architecture for multimedia signal processing applications
    Stolberg, HJ
    Berekovic, M
    Friebe, L
    Moch, S
    Flügel, S
    Mao, X
    Kulaczewski, MB
    Klussmann, H
    Pirsch, P
    DESIGNERS FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2003, : 8 - 13
  • [46] A Low-Overhead Reconfigurable RISC-V Quad-Core Processor Architecture for Fault-Tolerant Applications
    Shukla, Satyam
    Ray, Kailash Chandra
    IEEE ACCESS, 2022, 10 : 44136 - 44146
  • [47] A 26mW 6.4GFLOPS multi-core stream processor for mobile multimedia applications
    Tsao, You-Ming
    Sun, Chih-Hao
    Lin, Yu-Cheng
    Lok, Ka-Hang
    Hsu, Chia-Jung
    Chien, Shao-Yi
    Chen, Liang-Gee
    2008 IEEE SYMPOSIUM ON VLSI CIRCUITS, 2008, : 19 - +
  • [48] A 26mW 6.4GFLOPS multi-core stream processor for mobile multimedia applications
    Tsao, You-Ming
    Sun, Chih-Hao
    Lin, Yu-Cheng
    Lok, Ka-Hang
    Hsu, Chia-Jung
    Chien, Shao-Yi
    Chen, Liang-Gee
    2008 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2008, : 24 - +
  • [49] A RISC-V Fault-Tolerant Soft-Processor Based on Full/Partial Heterogeneous Dual-Core Protection
    Vigli, Francesco
    Barbirotta, Marcello
    Cheikh, Abdallah
    Menichelli, Francesco
    Mastrandrea, Antonio
    Olivieri, Mauro
    IEEE ACCESS, 2024, 12 : 30495 - 30506
  • [50] A low-cost synthesizable RISC-V dual-issue processor core leveraging the compressed Instruction Set Extension
    Patsidis, Karyofyllis
    Konstantinou, Dimitris
    Nicopoulos, Chrysostomos
    Dimitrakopoulos, Giorgos
    MICROPROCESSORS AND MICROSYSTEMS, 2018, 61 : 1 - 10