共 50 条
- [21] HiPAR-DSP: A parallel VLIW RISC processor for real time image processing applications ICA(3)PP 97 - 1997 3RD INTERNATIONAL CONFERENCE ON ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, 1997, : 155 - 162
- [22] Development of Low Power Many-Core SoC for Multimedia Applications DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 773 - 777
- [24] The Design of PLC SOC Controller by Dual-Core Mutually Exclusive Processor MANUFACTURING SCIENCE AND TECHNOLOGY, PTS 1-8, 2012, 383-390 : 5663 - 5668
- [25] Multimedia data processing on dual-core SoC multicore-24 2006 IEEE TENTH INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS, PROCEEDINGS, 2006, : 142 - 147
- [26] A reconfigurable computing processor core for multimedia system-on-chip applications Jpn J Appl Phys Part 1 Regul Pap Short Note Rev Pap, 4 B (3336-3342):
- [27] Design and Analysis of a Many-Core Processor Architecture for Multimedia Applications 2012 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA ASC), 2012,
- [28] A reconfigurable computing processor core for multimedia system-on-chip applications JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (4B): : 3336 - 3342
- [29] A Proposed RISC Instruction Set Architecture for the MAC Unit of 32-bit VLIW DSP Processor Core 2014 INTERNATIONAL CONFERENCE ON COMPUTING, MANAGEMENT AND TELECOMMUNICATIONS (COMMANTEL), 2014, : 170 - 175
- [30] A Low-Power Low-Area SoC based in RISC-V Processor for IoT Applications 18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 375 - 376