RISC/DSP dual core wireless SoC processor focused on multimedia applications

被引:0
|
作者
Suh, HJ
Kim, J
机构
[1] Catholic Univ Korea, Sch Comp Sci & Informat Engn, Puchon 420743, Gyeonggido, South Korea
[2] GCT Semicond Inc, San Jose, CA 95131 USA
来源
EMBEDDED AND UBIQUITOUS COMPUTING - EUC 2005 | 2005年 / 3824卷
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The key technology of the mobile multimedia application is System-On-Chip processor that integrates the major function unit with low power consumption using a small battery. The wireless communication is practical technology, which makes comfortable communications between devices, such as IEEE 802.11a/b/g and Bluetooth. By the modern streaming technology with compression, like mpeg, the wireless communication triggers high quality media service without wires. The wireless communication spend a quite large portion of energy of mobile device if data flows continuously, hence a delicate energy control may needed to fulfill a saving of the limited energy. Due to these issues, integrating the wireless function units into the high performance embedded processor supports a seamless control of power consumption of wireless part, and the communication data flows are sealed in the SoC chip, which reduces inter-chip communiaction energy between a main processor and a wireless media access controller. We focused the high performance wireless multimedia applications are suffered by the energy consumption, so we alleviated the power issue by integrating of IEEE 802.11a/b/g media access controller, modem, ADC/DAC, high performance DSP, and RISC core in a silicon. We present a wireless capable SoC processor, GDM5104, that integrated the multiple wireless media access controller as well as CCK/OFDM/GFSK modem and ADC/DAC also. Furthermore, the processor integrates RISC and DSP independent cores with appropriate caches, and rich peripherals that sufficient to implement mobile multimedia applications, hence the processor exhibits wireless connectivity with low power consumption. The processor is fabricated in a 0.18um standard CMOS technology, and operates at 133MHz RISC, and 100MHz DSP, which provides full capability of wireless multimedia processing.
引用
收藏
页码:321 / 330
页数:10
相关论文
共 50 条
  • [21] HiPAR-DSP: A parallel VLIW RISC processor for real time image processing applications
    Wittenburg, JP
    Ohmacht, M
    Kneip, J
    Hinrichs, W
    Pirsch, P
    ICA(3)PP 97 - 1997 3RD INTERNATIONAL CONFERENCE ON ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, 1997, : 155 - 162
  • [22] Development of Low Power Many-Core SoC for Multimedia Applications
    Miyamori, Takashi
    Xu, Hui
    Kodaka, Takeshi
    Usui, Hiroyuki
    Sano, Toru
    Tanabe, Jun
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 773 - 777
  • [23] A 32 nm SoC With Dual Core ATOM Processor and RF WiFi Transceiver
    Lakdawala, Hasnain
    Schaecher, Mark
    Fu, Chang-Tsung
    Limaye, Rahul
    Duster, Jon
    Tan, Yulin
    Balankutty, Ajay
    Alpman, Erkan
    Lee, Chun C.
    Khoa Minh Nguyen
    Lee, Hyung-Jin
    Ravi, Ashoke
    Suzuki, Satoshi
    Carlton, Brent R.
    Kim, Hyung Seok
    Verhelst, Marian
    Pellerano, Stefano
    Kim, Tong
    Venkatesan, Satish
    Srivastava, Durgesh
    Vandervoorn, Peter
    Rizk, Jad
    Jan, Chia-Hong
    Ramamurthy, Sunder
    Yavatkar, Raj
    Soumyanath, Krishnamurthy
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (01) : 91 - 103
  • [24] The Design of PLC SOC Controller by Dual-Core Mutually Exclusive Processor
    Liu Liang-liang
    Jiang Peng-long
    MANUFACTURING SCIENCE AND TECHNOLOGY, PTS 1-8, 2012, 383-390 : 5663 - 5668
  • [25] Multimedia data processing on dual-core SoC multicore-24
    Nedovodeev, K. V.
    2006 IEEE TENTH INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS, PROCEEDINGS, 2006, : 142 - 147
  • [26] A reconfigurable computing processor core for multimedia system-on-chip applications
    Department of Electrical Engineering, National Chung Hsing University, No, 250, Kuo Kuang Road, Taichung, Taiwan
    Jpn J Appl Phys Part 1 Regul Pap Short Note Rev Pap, 4 B (3336-3342):
  • [27] Design and Analysis of a Many-Core Processor Architecture for Multimedia Applications
    Lai, Jyu-Yuan
    Chen, Po-Yu
    Hsu, Ting-Shuo
    Huang, Chih-Tsun
    Liou, Jing-Jia
    2012 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA ASC), 2012,
  • [28] A reconfigurable computing processor core for multimedia system-on-chip applications
    Lai, Yeong-Kang
    Chen, Lien-Fei
    Chen, Jian-Chou
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (4B): : 3336 - 3342
  • [29] A Proposed RISC Instruction Set Architecture for the MAC Unit of 32-bit VLIW DSP Processor Core
    Khoi-Nguyen Le-Huu
    Anh-Vu Dinh-Duc
    Thanh Vu
    Quoc-Minh Dang-Do
    Vy Luu
    Trong-Tu Bui
    2014 INTERNATIONAL CONFERENCE ON COMPUTING, MANAGEMENT AND TELECOMMUNICATIONS (COMMANTEL), 2014, : 170 - 175
  • [30] A Low-Power Low-Area SoC based in RISC-V Processor for IoT Applications
    Serrano, Ronaldo
    Sarmiento, Marco
    Duran, Ckristian
    Nguyen, Khai-Duy
    Hoang, Trong-Thuc
    Ishibashi, Koichiro
    Pham, Cong-Kha
    18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 375 - 376