RISC/DSP dual core wireless SoC processor focused on multimedia applications

被引:0
|
作者
Suh, HJ
Kim, J
机构
[1] Catholic Univ Korea, Sch Comp Sci & Informat Engn, Puchon 420743, Gyeonggido, South Korea
[2] GCT Semicond Inc, San Jose, CA 95131 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The key technology of the mobile multimedia application is System-On-Chip processor that integrates the major function unit with low power consumption using a small battery. The wireless communication is practical technology, which makes comfortable communications between devices, such as IEEE 802.11a/b/g and Bluetooth. By the modern streaming technology with compression, like mpeg, the wireless communication triggers high quality media service without wires. The wireless communication spend a quite large portion of energy of mobile device if data flows continuously, hence a delicate energy control may needed to fulfill a saving of the limited energy. Due to these issues, integrating the wireless function units into the high performance embedded processor supports a seamless control of power consumption of wireless part, and the communication data flows are sealed in the SoC chip, which reduces inter-chip communiaction energy between a main processor and a wireless media access controller. We focused the high performance wireless multimedia applications are suffered by the energy consumption, so we alleviated the power issue by integrating of IEEE 802.11a/b/g media access controller, modem, ADC/DAC, high performance DSP, and RISC core in a silicon. We present a wireless capable SoC processor, GDM5104, that integrated the multiple wireless media access controller as well as CCK/OFDM/GFSK modem and ADC/DAC also. Furthermore, the processor integrates RISC and DSP independent cores with appropriate caches, and rich peripherals that sufficient to implement mobile multimedia applications, hence the processor exhibits wireless connectivity with low power consumption. The processor is fabricated in a 0.18um standard CMOS technology, and operates at 133MHz RISC, and 100MHz DSP, which provides full capability of wireless multimedia processing.
引用
收藏
页码:321 / 330
页数:10
相关论文
共 50 条
  • [1] An SoC with two multimedia DSPs and a RISC core for video compression applications
    Stolberg, H
    Moch, S
    Friebe, L
    Dehnhardt, A
    Kulaczewski, MB
    Berekovic, M
    Pirsch, P
    2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 : 330 - 331
  • [2] A dual-issue RISC processor for multimedia signal processing
    Sato, H
    Yoshida, T
    Matsuo, M
    Kengaku, T
    Tsuchihashi, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1998, E81C (09) : 1374 - 1381
  • [3] A dual-issue RISC processor for multimedia signal processing
    Sato, H
    Holmann, E
    Yoshida, T
    Matsuo, M
    Kengaku, T
    1997 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I - V: VOL I: PLENARY, EXPERT SUMMARIES, SPECIAL, AUDIO, UNDERWATER ACOUSTICS, VLSI; VOL II: SPEECH PROCESSING; VOL III: SPEECH PROCESSING, DIGITAL SIGNAL PROCESSING; VOL IV: MULTIDIMENSIONAL SIGNAL PROCESSING, NEURAL NETWORKS - VOL V: STATISTICAL SIGNAL AND ARRAY PROCESSING, APPLICATIONS, 1997, : 591 - 594
  • [4] Processor frequency selection for SoC platforms for multimedia applications
    Liu, YH
    Maxiaguine, A
    Chakraborty, S
    Ooi, WT
    25TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2004, : 336 - 345
  • [5] FPGA prototyping of a RISC processor core for embedded applications
    Gschwind, M
    Salapura, V
    Maurer, D
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (02) : 241 - 250
  • [6] A scalable embedded DSP core for SoC applications
    Panis, C
    Hirnschrott, U
    Farfeleder, S
    Krall, A
    Laure, G
    Lazian, W
    Nurmi, J
    2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2004, : 85 - 88
  • [7] Open Multimedia Application Platform: Enabling multimedia applications in third generation wireless terminals through a combined RISC/DSP architecture
    Chaoui, J
    Cyr, K
    de Gregorio, S
    Giacalone, JP
    Webb, J
    Masse, Y
    2001 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-VI, PROCEEDINGS: VOL I: SPEECH PROCESSING 1; VOL II: SPEECH PROCESSING 2 IND TECHNOL TRACK DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS NEURALNETWORKS FOR SIGNAL PROCESSING; VOL III: IMAGE & MULTIDIMENSIONAL SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING - VOL IV: SIGNAL PROCESSING FOR COMMUNICATIONS; VOL V: SIGNAL PROCESSING EDUCATION SENSOR ARRAY & MULTICHANNEL SIGNAL PROCESSING AUDIO & ELECTROACOUSTICS; VOL VI: SIGNAL PROCESSING THEORY & METHODS STUDENT FORUM, 2001, : 1009 - 1012
  • [8] Homogenous dual-processor core with shared l1 cache for mobile multimedia SoC
    Nakajima, Masaitsu
    Yamamoto, Takao
    Yamasaki, Masayuki
    Kaneko, Keisuke
    Hosoki, Tetsu
    2007 Symposium on VLSI Circuits, Digest of Technical Papers, 2007, : 216 - 217
  • [9] Processor core for adaptive fuzzy and DSP applications
    Sultan, L
    1998 IEEE INTERNATIONAL CONFERENCE ON FUZZY SYSTEMS AT THE IEEE WORLD CONGRESS ON COMPUTATIONAL INTELLIGENCE - PROCEEDINGS, VOL 1-2, 1998, : 1072 - 1075
  • [10] 32-bit RISC Processor with Floating Point Unit for DSP Applications
    Palekar, Sangeeta
    Narkhede, Nitin
    2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 2062 - 2066