Unified HW/SW Framework for Efficient System Level Simulation

被引:0
|
作者
Sutisna, N. [1 ]
Lanante, L., Jr. [1 ]
Nagao, Y. [1 ]
Kurosaki, M. [1 ]
Ochi, H. [1 ]
机构
[1] Kyushu Inst Technol, Dept Comp Sci & Elect, Kitakyushu, Fukuoka, Japan
关键词
Unified HW/SW co-verification; FPGA prototyping; Hardware-In-the-Loop; MIMO Wireless System;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we present unified Hardware (HW)/Software (SW) framework for efficient system level simulation of complex circuits, particularly high throughput wireless communication system. The proposed framework include a unified methodology covering both of system level simulation (e.g. MATLAB or C/C++) and physical level verification (e.g FPGA). It allows performing fast HW/SW evaluation in the context of system level performance and also covering large number of verification scenarios within acceptable time. Experimental evaluations show the example design case achieves improvement. of simulation time several orders of magnitude faster than pure software simulation and also capable to run in near real-time processing. Moreover, the proposed verification platform can be used for complete performance characterization of a MIMO wireless system under various system parameters, hardware impairments and channel model.
引用
收藏
页码:518 / 521
页数:4
相关论文
共 50 条
  • [21] From System Model Formalization Towards Correct and Efficient HW/SW Design
    Jaber, Mohamad
    Chagoya-Garzon, Alexandre
    Rousseau, Frederic
    2013 8TH INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), 2013, : 88 - 93
  • [22] A HW/SW Co-Verification Framework for SystemC
    Herber, Paula
    Glesner, Sabine
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 12
  • [23] Using abstract CPU subsystem simulation model for high level HW/SW architecture exploration
    Bouchhima, Aimen
    Bacivarov, Iuliana
    Youssef, Wassim
    Bonaciu, Marius
    Jerraya, Ahmed A.
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 969 - 972
  • [24] Energy Efficient HW/SW Integration in an Autonomous Microrobot
    Sanuy, Andreu
    Casanova, Raimon
    Dieguez, Angel
    Samitier, Josep
    Szymanski, Marc
    Woern, Heinz
    WMSCI 2008: 12TH WORLD MULTI-CONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL III, PROCEEDINGS, 2008, : 278 - +
  • [25] EFFICIENT UTILIZATION OF HW AND SW SYSTEMS IN ENTERPRISE ARCHITECTURE
    Mirchandani, Chandru
    2014 INTEGRATED COMMUNICATIONS, NAVIGATION AND SURVEILLANCE CONFERENCE (ICNS), 2014,
  • [26] Efficient power estimation techniques for HW/SW systems
    Lajolo, M
    Raghunathan, A
    Dey, S
    Lavagno, L
    Sangiovanni-Vincentelli, A
    IEEE ALESSANDRO VOLTA MEMORIAL WORKSHOP ON LOW-POWER DESIGN, PROCEEDINGS, 1999, : 191 - 199
  • [27] Power estimation for architectural exploration of HW/SW communication on system-level buses
    Fornaciari, W
    Sciuto, D
    Silvano, C
    PROCEEDINGS OF THE SEVENTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES'99), 1999, : 152 - 156
  • [28] Application of a system-level HW/SW co-design methodology to an industrial embedded system
    Galassi, Alberto
    Pomante, Luigi
    Nardocci, Vitaliano
    2024 13TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING, MECO 2024, 2024, : 64 - 70
  • [29] Efficient design exploration framework of SW/HW systems based on tightly-coupled thread model
    Khan, Arif Ullah
    Isshiki, Tsuyoshi
    Li, Dongju
    Kunieda, Hiroaki
    IPSJ Transactions on System LSI Design Methodology, 2015, 8 : 38 - 50
  • [30] A statechart based HW/SW codesign system
    Bates, ID
    Chester, EG
    Kinniment, DJ
    PROCEEDINGS OF THE SEVENTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES'99), 1999, : 162 - 166