Unified HW/SW Framework for Efficient System Level Simulation

被引:0
|
作者
Sutisna, N. [1 ]
Lanante, L., Jr. [1 ]
Nagao, Y. [1 ]
Kurosaki, M. [1 ]
Ochi, H. [1 ]
机构
[1] Kyushu Inst Technol, Dept Comp Sci & Elect, Kitakyushu, Fukuoka, Japan
关键词
Unified HW/SW co-verification; FPGA prototyping; Hardware-In-the-Loop; MIMO Wireless System;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we present unified Hardware (HW)/Software (SW) framework for efficient system level simulation of complex circuits, particularly high throughput wireless communication system. The proposed framework include a unified methodology covering both of system level simulation (e.g. MATLAB or C/C++) and physical level verification (e.g FPGA). It allows performing fast HW/SW evaluation in the context of system level performance and also covering large number of verification scenarios within acceptable time. Experimental evaluations show the example design case achieves improvement. of simulation time several orders of magnitude faster than pure software simulation and also capable to run in near real-time processing. Moreover, the proposed verification platform can be used for complete performance characterization of a MIMO wireless system under various system parameters, hardware impairments and channel model.
引用
收藏
页码:518 / 521
页数:4
相关论文
共 50 条
  • [31] Statechart based HW/SW codesign system
    Bates, I.D.
    Chester, E.G.
    Kinniment, D.J.
    Hardware/Software Codesign - Proceedings of the International Workshop, 1999, : 162 - 166
  • [32] A Framework for Product Development Process including HW and SW Components
    Do, Namchul
    Chae, Gyeongseok
    PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY, VOL 12, 2006, 12 : 130 - 133
  • [33] Automatic Generation of Software TLM in Multiple Abstraction Layers for Efficient HW/SW Co-simulation
    Wu, Meng-Huan
    Lee, Wen-Chuan
    Chuang, Chen-Yu
    Tsay, Ren-Song
    2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 1177 - 1182
  • [34] System-Level Design Space Exploration for Application-Specific HW/SW Systems
    Pomante, Luigi
    Imbriglio, Laura
    Graziosi, Fabio
    IEEE TIC-STH 09: 2009 IEEE TORONTO INTERNATIONAL CONFERENCE: SCIENCE AND TECHNOLOGY FOR HUMANITY, 2009, : 569 - 574
  • [35] Hw/Sw codesign of an ATM Network Interface Card starting from a system level specification
    Zergainoh, NE
    Marchioro, GF
    Jerraya, AA
    1998 URSI SYMPOSIUM ON SIGNALS, SYSTEMS, AND ELECTR ONICS, 1998, : 315 - 320
  • [36] Unified HW/SW Coverage: A Novel Metric to Boost Coverage-guided Fuzzing for Virtual Prototype based HW/SW Co-Verification
    Bruns, Niklas
    Herdt, Vladimir
    Drechsler, Rolf
    PROCEEDINGS OF THE 2022 FORUM ON SPECIFICATION & DESIGN LANGUAGES (FDL), 2022,
  • [37] Efficient search space exploration for HW-SW partitioning
    Banerjee, S
    Dutt, N
    INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, 2004, : 122 - 127
  • [38] HW/SW Co-Simulation Platforms for VLSI Design
    Ling, Xiang
    Li, Zhongqi
    Hu, Jianhao
    Wu, Shihong
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 578 - 581
  • [39] A methodology for Hw/Sw specification and simulation at multiple levels of abstraction
    Tsikhanovich, A
    Aboulhamid, EM
    Bois, G
    FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2005, : 24 - 29
  • [40] Efficient HW and SW Interface Design for Convolutional Neural Networks Using High-Level Synthesis and TensorFlow
    Misra, Ashish
    He, Churan
    Kindratenko, Volodymyr
    PROCEEDINGS OF SEVENTH INTERNATIONAL WORKSHOP ON HETEROGENEOUS HIGH-PERFORMANCE RECONFIGURABLE COMPUTING (H2RC 2021), 2021, : 1 - 8