Unified HW/SW Framework for Efficient System Level Simulation

被引:0
|
作者
Sutisna, N. [1 ]
Lanante, L., Jr. [1 ]
Nagao, Y. [1 ]
Kurosaki, M. [1 ]
Ochi, H. [1 ]
机构
[1] Kyushu Inst Technol, Dept Comp Sci & Elect, Kitakyushu, Fukuoka, Japan
关键词
Unified HW/SW co-verification; FPGA prototyping; Hardware-In-the-Loop; MIMO Wireless System;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we present unified Hardware (HW)/Software (SW) framework for efficient system level simulation of complex circuits, particularly high throughput wireless communication system. The proposed framework include a unified methodology covering both of system level simulation (e.g. MATLAB or C/C++) and physical level verification (e.g FPGA). It allows performing fast HW/SW evaluation in the context of system level performance and also covering large number of verification scenarios within acceptable time. Experimental evaluations show the example design case achieves improvement. of simulation time several orders of magnitude faster than pure software simulation and also capable to run in near real-time processing. Moreover, the proposed verification platform can be used for complete performance characterization of a MIMO wireless system under various system parameters, hardware impairments and channel model.
引用
收藏
页码:518 / 521
页数:4
相关论文
共 50 条
  • [1] A Unified HW/SW System-Level Simulation Framework for Next Generation Wireless System
    Sutisna, N.
    Lanante, L., Jr.
    Nagao, Y.
    Kurosaki, M.
    Ochi, H.
    2017 30TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2017, : 322 - 327
  • [2] An Extended SystemC Framework for Efficient HW/SW Co-Simulation
    Wu, Meng-Huan
    Wang, Peng-Chih
    Fu, Cheng-Yang
    Tsay, Ren-Song
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2012, 17 (02)
  • [3] System-level HW/SW co-simulation framework for multiprocessor and multithread SoC
    Chung, MK
    Yang, S
    Lee, SH
    Kyung, CM
    2005 IEEE VLSI-TSA INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION & TEST (VLSI-TSA-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 177 - 180
  • [4] Efficient multi-level fault simulation of HW/SW systems for structural faults
    Rafal Baranowski
    Stefano Di Carlo
    Nadereh Hatami
    Michael E. Imhof
    Michael A. Kochte
    Paolo Prinetto
    Hans-Joachim Wunderlich
    Christian G. Zoellin
    Science China Information Sciences, 2011, 54 : 1784 - 1796
  • [5] Efficient multi-level fault simulation of HW/SW systems for structural faults
    BARANOWSKI Rafal
    DI CARLO Stefano
    HATAMI Nadereh
    IMHOF Michael E.
    KOCHTE Michael A.
    PRINETTO Paolo
    WUNDERLICH Hans-Joachim
    ZOELLIN Christian G.
    Science China(Information Sciences), 2011, 54 (09) : 1784 - 1796
  • [6] Efficient multi-level fault simulation of HW/SW systems for structural faults
    Baranowski, Rafal
    Di Carlo, Stefano
    Hatami, Nadereh
    Imhof, Michael E.
    Kochte, Michael A.
    Prinetto, Paolo
    Wunderlich, Hans-Joachim
    Zoellin, Christian G.
    SCIENCE CHINA-INFORMATION SCIENCES, 2011, 54 (09) : 1784 - 1796
  • [7] A system level HW/SW partitioning and optimization tool
    Schwiegershausen, M
    Kropp, H
    Pirsch, P
    EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS, 1996, : 120 - 125
  • [8] System-level performance estimation strategy for Sw and Hw
    Allara, A
    Brandolese, C
    Fornaciari, W
    Salice, F
    Sciuto, D
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 48 - 53
  • [9] Automatic generation of a simulation compiler by a HW/SW codesign system
    Yanagisawa, H
    Uehara, M
    Mori, H
    15TH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2004, : 53 - 59
  • [10] Virtual component HW/SW co-design - From system level design exploration to HW/SW implementation
    Schirrmeister, F
    Krolikoski, S
    SYSTEM-ON-CHIP METHODOLOGIES & DESIGN LANGUAGES, 2001, : 333 - 342