共 50 条
- [1] A Unified HW/SW System-Level Simulation Framework for Next Generation Wireless System 2017 30TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2017, : 322 - 327
- [3] System-level HW/SW co-simulation framework for multiprocessor and multithread SoC 2005 IEEE VLSI-TSA INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION & TEST (VLSI-TSA-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 177 - 180
- [4] Efficient multi-level fault simulation of HW/SW systems for structural faults Science China Information Sciences, 2011, 54 : 1784 - 1796
- [7] A system level HW/SW partitioning and optimization tool EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS, 1996, : 120 - 125
- [8] System-level performance estimation strategy for Sw and Hw INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 48 - 53
- [9] Automatic generation of a simulation compiler by a HW/SW codesign system 15TH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2004, : 53 - 59
- [10] Virtual component HW/SW co-design - From system level design exploration to HW/SW implementation SYSTEM-ON-CHIP METHODOLOGIES & DESIGN LANGUAGES, 2001, : 333 - 342