A 3.6 mW, 90 nm CMOS Gated-Vernier Time-to-Digital Converter With an Equivalent Resolution of 3.2 ps

被引：76

作者：

Lu, Ping ^{[1
]}

Liscidini, Antonio ^{[1
]}

Andreani, Pietro ^{[1
]}

机构：

[1] Univ Pavia, Dept Elect Engn, I-27100 Pavia, Italy

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2012年 / 47卷 / 07期

关键词：

Gated ring oscillator; time-to-digital converter; Vernier delay line; PHASE-LOCKED LOOP; PLL;

D O I：

10.1109/JSSC.2012.2191676

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Two gated ring oscillators (GROs) act as the delay lines in an improved Vernier time-to-digital converter (TDC), where the already small quantization noise of the standard Vernier TDC is further first-order shaped by the GRO operation. The TDC has been implemented in a 90 nm CMOS process and consumes 3 mA from 1.2 V when operating at 25 MHz. The native Vernier resolution of the TDC is 5.8 ps, while the total noise integrated over a bandwidth of 800 kHz yields an equivalent TDC resolution of 3.2 ps.

引用

页码：1626 / 1635

页数：10

共 50 条

[1] A 2.2-ps Two-Dimensional Gated-Vernier Time-to-Digital Converter With Digital Calibration
Lu, Ping
Wu, Ying
Andreani, Pietro
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2016, 63 (11) : 1019 - 1023
[2] A 90nm CMOS Digital PLL Based on Vernier-Gated-Ring-Oscillator Time-to-Digital Converter
Lu, Ping
Wu, Ying
Andreani, Pietro
2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 2593 - 2596
[3] A 90nm CMOS Gated-Ring-Oscillator-Based 2-Dimension Vernier Time-to-Digital Converter
Lu, Ping
Andreani, Pietro
Liscidini, Antonio
2012 NORCHIP, 2012,
[4] A 9 Bit, 3.6 ps Resolution Pipeline Time-to-Digital Converter
Goodarzi, Farshad
Toofan, Siroos
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (08)
[5] 1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS
Staszewski, RB
Vemulapalli, S
Vallur, P
Wallberg, J
Balsara, PT
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (03) : 220 - 224
[6] Time-to-digital converter for RF frequency synthesis in 90 nm CMOS
Staszewski, RB
Vemulapalli, S
Vallur, P
Wallberg, J
Balsara, PT
2005 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2005, : 473 - 476
[7] A 0.6 V, 1.74 ps Resolution Capacitively Boosted Time-to-Digital Converter in 180 nm CMOS
Palaniappan, Arjun Ramaswami
Siek, Liter
2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
[8] A 9b, 1.25 ps resolution coarse-fine time-to-digital converter in 90 nm CMOS that amplifies a time residue
Lee, Minjae
Abidi, Asad A.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (04) : 769 - 777
[9] A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line
Dudek, P
Szczepanski, S
Hatfield, JV
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (02) : 240 - 247
[10] A 16 mW 250 ps Double-Hit-Resolution Input-Sampled Time-to-Digital Converter in 45-nm CMOS
Rehman, Sami Ur
Khafaji, Mohammad Mahdi
Carta, Corrado
Ellinger, Frank
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (05) : 562 - 566

← 1 2 3 4 5 →