共 50 条
- [21] A high performance MQ encoder architecture in JPEG2000 [J]. INTEGRATION-THE VLSI JOURNAL, 2010, 43 (03) : 305 - 317
- [22] Hardware Modelling of JPEG2000 MQ-Encoder [J]. 2012 4TH INTERNATIONAL CONFERENCE ON INTELLIGENT AND ADVANCED SYSTEMS (ICIAS), VOLS 1-2, 2012, : 707 - 712
- [23] JPEG2000 software implementation [J]. PROCEEDINGS ELMAR-2004: 46TH INTERNATIONAL SYMPOSIUM ELECTRONICS IN MARINE, 2004, : 573 - 578
- [24] A NOVEL TRACE-PIPELINED BINARY ARITHMETIC CODER ARCHITECTURE FOR JPEG2000 [J]. SIPS: 2009 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2009, : 243 - 248
- [25] Improved throughput arithmetic coder for JPEG2000 [J]. ICIP: 2004 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1- 5, 2004, : 2817 - 2820
- [27] A New Pipelined Architecture for JPEG2000 MQ-Coder [J]. WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2012, VOL II, 2012, : 832 - 838
- [28] Implementation of JPEG 2000 MQ-coder [J]. 2008 INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE, 2008, : 196 - 199
- [29] Enhanced renormalization algorithm in MQ-coder of JPEG2000 [J]. 2007 INTERNATIONAL SYMPOSIUM ON INFORMATION TECHNOLOGY CONVERGENCE, PROCEEDINGS, 2007, : 213 - +
- [30] Fast DSP implementation of JPEG2000 [J]. TENCON 2004 - 2004 IEEE REGION 10 CONFERENCE, VOLS A-D, PROCEEDINGS: ANALOG AND DIGITAL TECHNIQUES IN ELECTRICAL ENGINEERING, 2004, : A231 - A234