A distributed arithmetic architecture for fast implementation of vector or matrix products

被引:0
|
作者
Grigoriadis, G [1 ]
Boutalis, Y [1 ]
Mertzios, B [1 ]
机构
[1] Democritus Univ Thrace, Dept Elect & Comp Engn, GR-67100 Xanthi, Greece
关键词
distributed arithmetic; vector operations;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Fast implementations of the inner product of two (nxl) vectors, of the (nxn) MVM (matrix vector multiplication) operation and (nxn) MMM (matrix matrix multiplication) operation are of paramount importance in many research fields such as signal processing, control systems and robotics. So far, the proposed distributed arithmetic (DA) architectures provide fast implementation of such products, but they require that the elements of one of the vectors contain constant a-priori known values. In this paper we propose a new general purpose DA architecture which considers that both vector or matrix elements are variable. The block diagram of the proposed hardware design is given and its performance is theoretically estimated.
引用
收藏
页码:163 / 167
页数:5
相关论文
共 50 条
  • [41] VLSI IMPLEMENTATION OF DIGITAL CHANNELIZER USING DISTRIBUTED ARITHMETIC
    QI, R
    COAKLEY, FP
    ELECTRONICS LETTERS, 1992, 28 (11) : 973 - 974
  • [42] Fast curvature matrix-vector products for second-order gradient descent
    Schraudolph, NN
    NEURAL COMPUTATION, 2002, 14 (07) : 1723 - 1738
  • [43] A parallel architecture for arithmetic coding and its VLSI implementation
    Lee, HY
    Lan, LS
    Sheu, MH
    Wu, CH
    PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 1309 - 1312
  • [44] An optimized reconfigurable architecture for hardware implementation of decimal arithmetic
    Emami, Samaneh
    Sedighi, Mehdi
    COMPUTERS & ELECTRICAL ENGINEERING, 2017, 63 : 18 - 29
  • [45] ASIC Implementation of Distributed Arithmetic in Adaptive FIR Filter
    Reddyand, S. Raghunadha
    JayaKrishnan, P.
    PROCEEDINGS OF 2017 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT ,POWER AND COMPUTING TECHNOLOGIES (ICCPCT), 2017,
  • [46] Adaptive digital filter implementation with distributed arithmetic structure
    Osebik, D
    Babic, R
    Horvat, B
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2001, 31 (03): : 160 - 168
  • [47] DISTRIBUTED ARITHMETIC FOR MICROCOMPUTER IMPLEMENTATION OF CONTROL ALGORITHMS.
    Ahson, S.I.
    Triar, Uday Shankar
    1985, (05):
  • [48] FPGA design and implementation of an efficient FIR adaptive filter by adopting CSD based approximate distributed arithmetic architecture
    Vinitha, C. S.
    INTERNATIONAL JOURNAL OF MOBILE COMMUNICATIONS, 2024, 24 (02)
  • [49] Implementation relations for the distributed test architecture
    Hierons, Robert M.
    Merayo, Mercedes G.
    Nunez, Manuel
    TESTING OF SOFTWARE AND COMMUNICATING SYSTEMS, PROCEEDINGS, 2008, 5047 : 200 - +
  • [50] Distributed Persistent Signals: Architecture and Implementation
    Kamina, Tetsuo
    Ueno, Sota
    PROCEEDINGS OF THE 9TH ACM SIGPLAN INTERNATIONAL WORKSHOP ON REACTIVE AND EVENT-BASED LANGUAGES AND SYSTEMS, REBLS 2022, 2022, : 13 - 23