A distributed arithmetic architecture for fast implementation of vector or matrix products

被引:0
|
作者
Grigoriadis, G [1 ]
Boutalis, Y [1 ]
Mertzios, B [1 ]
机构
[1] Democritus Univ Thrace, Dept Elect & Comp Engn, GR-67100 Xanthi, Greece
关键词
distributed arithmetic; vector operations;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Fast implementations of the inner product of two (nxl) vectors, of the (nxn) MVM (matrix vector multiplication) operation and (nxn) MMM (matrix matrix multiplication) operation are of paramount importance in many research fields such as signal processing, control systems and robotics. So far, the proposed distributed arithmetic (DA) architectures provide fast implementation of such products, but they require that the elements of one of the vectors contain constant a-priori known values. In this paper we propose a new general purpose DA architecture which considers that both vector or matrix elements are variable. The block diagram of the proposed hardware design is given and its performance is theoretically estimated.
引用
收藏
页码:163 / 167
页数:5
相关论文
共 50 条
  • [31] A general scalable implementation of fast matrix multiplication algorithms on distributed memory computers
    Nguyen, DK
    Lavallée, I
    Bui, M
    Ha, QT
    SIXTH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERNG, ARTIFICIAL INTELLIGENCE, NETWORKING AND PARALLEL/DISTRIBUTED COMPUTING AND FIRST AICS INTERNATIONAL WORKSHOP ON SELF-ASSEMBLING WIRELESS NETWORKS, PROCEEDINGS, 2005, : 116 - 122
  • [32] An Efficient 256-Tap Parallel FIR Digital Filter Implementation Using Distributed Arithmetic Architecture
    Nandal, Amita
    Vigneswarn, T.
    Rana, Ashwani K.
    Dhaka, Arvind
    ELEVENTH INTERNATIONAL CONFERENCE ON COMMUNICATION NETWORKS, ICCN 2015/INDIA ELEVENTH INTERNATIONAL CONFERENCE ON DATA MINING AND WAREHOUSING, ICDMW 2015/NDIA ELEVENTH INTERNATIONAL CONFERENCE ON IMAGE AND SIGNAL PROCESSING, ICISP 2015, 2015, 54 : 605 - 611
  • [33] Efficient VLSI Architecture for Implementation of 1-D Discrete Wavelet Transform Based on Distributed Arithmetic
    Mahajan, Anurag
    Mohanty, Basant K.
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 1195 - 1198
  • [34] The role of arithmetic in fast parallel matrix inversion
    Codenotti, B
    Leoncini, M
    Preparata, FP
    ALGORITHMICA, 2001, 30 (04) : 685 - 707
  • [35] The Role of Arithmetic in Fast Parallel Matrix Inversion
    B. Codenotti
    M. Leoncini
    F. P. Preparata
    Algorithmica, 2001, 30 : 685 - 707
  • [36] FPGA architecture and implementation of sparse matrix-vector multiplication for the finite element method
    Elkurdi, Yousef
    Fernandez, David
    Souleimanov, Evgueni
    Giannacopoulos, Dennis
    Gross, Warren J.
    COMPUTER PHYSICS COMMUNICATIONS, 2008, 178 (08) : 558 - 570
  • [37] Modified distributed arithmetic architecture for adiabatic DSP systems
    Suvakovic, D
    Andre, C
    Salama, T
    SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, 2003, : 287 - 295
  • [38] FAST AND EFFICIENT DISTRIBUTED MATRIX-VECTOR MULTIPLICATION USING RATELESS FOUNTAIN CODES
    Mallick, Ankur
    Chaudhari, Malhar
    Joshi, Gauri
    2019 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2019, : 8192 - 8196
  • [39] Fast vector arithmetic over F3
    Coolsaet, K.
    BULLETIN OF THE BELGIAN MATHEMATICAL SOCIETY-SIMON STEVIN, 2013, 20 (02) : 329 - 344
  • [40] Design and implementation of a complex multiplier using distributed arithmetic
    Karlsson, M
    Vesterbacka, M
    Wanhammar, L
    SIPS 97 - 1997 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 1997, : 222 - 231