A Stepwise Dimension Reduction Approach to Evolutionary Design of Relative Large Combinational Logic Circuits

被引：0

作者：

Li, Zhifang ^{[1
]}

Luo, Wenjian ^{[1
]}

Wang, Xufa ^{[1
]}

机构：

[1] Univ Sci & Technol China, Dept Comp Sci & Technol, Nat Inspired Computat & Applicat Lab, Hefei 230027, Anhui, Peoples R China

来源：

EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, PROCEEDINGS | 2008年 / 5216卷

关键词：

Evolvable Hardware; Evolutionary Algorithm; Combinational Logic Circuits;

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

In this paper, a stepwise dimension reduction (SDR) approach to evolutionary design of relatively large combinational logic circuits is proposed. The proposed method divides the whole circuit into several layers. As for a circuit with one output, the number of input combinations is expected to be reduced layer-by-layer. The current layer's outputs are the next layer's inputs. All layers are evolved separately one after another, and assembled to form a final solution. The experimental results of SDR on parities, multipliers and circuits taken from MCNC library are comparable with those of GDD. Especially, the 19-parity circuit can be evolved successfully.

引用

页码：47 / 58

页数：12

共 50 条

[31] Evolutionary Design of Combinational Circuits Based on an Embryo Circuit Module
Zhang, Zhimei
Qiao, Shuang
Li, Chunju
Wang, Honggang
Li, Yao
Cheng, Liying
ICNC 2008: FOURTH INTERNATIONAL CONFERENCE ON NATURAL COMPUTATION, VOL 1, PROCEEDINGS, 2008, : 81 - +
[32] Study On the Impact of CDFG On The Design Aspects Of Combinational Logic Circuits
Balamurugan, V.
Nandhitha, N. M.
2014 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2014, : 340 - 343
[33] Evolutionary design of combinational circuits using Boolean function signatures
Department of Electrical Engineering, Faculty of Technical Sciences, University of Novi Sad, Trg Dositeja Obradovica 6, 21000 Novi Sad, Yugoslavia
WSEAS Trans. Circuits Syst., 2006, 11 (1677-1681):
[34] Reliability enhancement of digital combinational circuits based on evolutionary approach
Mahdavi, S. J. Seyyed
Mohammadi, K.
MICROELECTRONICS RELIABILITY, 2010, 50 (03) : 415 - 423
[35] Designing the Combinational Logic Circuits with Hybrid of Generalized Disjunction Decomposition and Evolutionary Repair
Zhang, Xin
Luo, Wenjian
2012 12TH INTERNATIONAL CONFERENCE ON HYBRID INTELLIGENT SYSTEMS (HIS), 2012, : 390 - 395
[36] An evolutionary algorithm based on novel hybrid repair strategy for combinational logic circuits
Huang, Xinjie
Wu, Ning
Zhang, Xiaoqiang
Liu, Yaoping
IEICE ELECTRONICS EXPRESS, 2015, 12 (22):
[37] A Combinational Logic Optimization Method for Large-Scale SFQ Circuits
Lin, Qun
Yang, Shucheng
Weng, Bicong
Ren, Jie
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2024, 34 (09)
[38] Genetic Algorithm based design of Combinational logic circuits using Universal Logic Modules
Vijayakumari, C. K.
Mythili, P.
James, Rekha K.
Kumar, Anil C., V
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES, ICICT 2014, 2015, 46 : 1246 - 1253
[39] A method for automatic design error location and correction in combinational logic circuits
Wahba, AM
Borrione, D
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 8 (02): : 113 - 127
[40] Method for automatic design error location and correction in combinational logic circuits
TIMA Lab, Grenoble, France
J Electron Test Theory Appl JETTA, 2 (113-127):

← 1 2 3 4 5 →