Optical multi-token-ring networking using smart pixels with field programmable gate arrays (FPGAs)

被引:0
|
作者
Zhang, LP [1 ]
Hong, SW [1 ]
Min, CK [1 ]
Alpaslan, ZY [1 ]
Sawchuk, AA [1 ]
机构
[1] Univ So Calif, Inst Signal & Image Proc, Los Angeles, CA 90089 USA
关键词
optical interconnections; optical computing; smart pixels; optoelectronic integrated circuits; vertical-cavity surface-emitting lasers;
D O I
10.1117/12.449653
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This research explores architectures and design principles for monolithic optoelectronic integrated circuits (OEICs) through the implementation of an optical multi-token-ring network testbed system. Monolithic smart pixel CMOS OEICs are of paramount importance to high performance networks, communication switches, computer interfaces, and parallel signal processing for demanding future multimedia applications. The general testbed system is called Reconfigurable Translucent Smart Pixel Array (R-Transpar) and includes a field programmable gate array (FPGA), a transimpedance receiver array, and an optoelectronic very large-scale integrated (OE-VLSI) smart pixel array. The FPGA is an Altera FLEX10K100E chip that performs logic functions and receives inputs from the transimpedance receiver array. A monolithic (OE-VLSI) smart pixel device containing an array of 4 x 4 vertical-cavity surface-emitting lasers (VCSELs) spatially interlaced with an array of 4 x 4 metal-semiconductor-metal (MSM) detectors connects to these devices and performs optical input-output functions. These components are mounted on a printed circuit board for testing and evaluation of integrated monolithic OEIC designs and various optical interconnection techniques. The system moves information between nodes by transferring 3-D optical packets in free space or through fiber image guides. The R-Transpar system is reconfigurable to test different network protocols and signal processing functions. In its operation as a 3-D multi-token-ring network, we use a specific version of the system called Transpar-Token-Ring (Transpar-TR) that uses novel time-division multiplexed (TDM) network node addressing to enhance channel utilization and throughput. Host computers interface with the system via a high-speed digital I/O board that sends commands for networking and application algorithm operations. We describe the system operation and experimental results in detail.
引用
收藏
页码:146 / 154
页数:9
相关论文
共 50 条
  • [1] Parallel pipeline networking and signal processing with field programmable gate arrays (FPGAs) and VCSEL-MSM smart pixels
    Kuznia, CB
    Sawchuk, AA
    Zhang, L
    Hoanca, B
    Hong, S
    Min, C
    Pansatiankul, D
    Alpaslan, ZY
    OPTICS IN COMPUTING 2000, 2000, 4089 : 1055 - 1061
  • [2] Design issues in field programmable gate arrays (FPGAs)
    Abd-El-Barr, M
    Vranesic, Z
    ICM'99: ELEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, 1999, : 169 - 172
  • [3] Evolving classifiers on field programmable gate arrays: Migrating XCS to FPGAs
    Bolchini, Cristiana
    Ferrandi, Paolo
    Lanzi, Pier Luca
    Salice, Fabio
    JOURNAL OF SYSTEMS ARCHITECTURE, 2006, 52 (8-9) : 516 - 533
  • [4] Optical Multi-Context Blind Scrubbing for Field Programmable Gate Arrays
    Takaki, Yusuke
    Watanabe, Minoru
    IEEE PHOTONICS JOURNAL, 2020, 12 (06):
  • [5] Application of fuzzy logic for technology mapping of field programmable gate arrays (FPGAs)
    Lee, JY
    Shragowitz, E
    APPLICATIONS OF FUZZY LOGIC TECHNOLOGY III, 1996, 2761 : 237 - 248
  • [6] HARDWARE IMPLEMENTATION OF AN ARTIFICIAL NEURAL-NETWORK USING FIELD-PROGRAMMABLE GATE ARRAYS (FPGAS)
    BOTROS, NM
    ABDULAZIZ, M
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 1994, 41 (06) : 665 - 667
  • [7] Design and implementation of digital controllers for smart structures using field programmable gate arrays
    Kelly, JS
    Bowman, HC
    Rao, VS
    Pottinger, HJ
    SMART ELECTRONICS AND MEMS - SMART STRUCTURES AND MATERIALS 1997, 1997, 3046 : 298 - 309
  • [8] Design and implementation of digital controllers for smart structures using field programmable gate arrays
    Kelly, JS
    Rao, VS
    Pottinger, HJ
    Bowman, HC
    SMART MATERIALS AND STRUCTURES, 1997, 6 (05) : 559 - 572
  • [9] Dataflow computation with intelligent memories emulated on field-programmable gate arrays (FPGAs)
    Ingersoll, S
    Ziavras, SG
    MICROPROCESSORS AND MICROSYSTEMS, 2002, 26 (06) : 263 - 280
  • [10] A Self-Timed Multipurpose Delay Sensor for Field Programmable Gate Arrays (FPGAs)
    Gomez Osuna, Carlos
    Ituero, Pablo
    Lopez-Vallejo, Marisa
    SENSORS, 2014, 14 (01) : 129 - 143