A Self-Timed Multipurpose Delay Sensor for Field Programmable Gate Arrays (FPGAs)

被引:8
|
作者
Gomez Osuna, Carlos [1 ]
Ituero, Pablo [1 ]
Lopez-Vallejo, Marisa [1 ]
机构
[1] Univ Politecn Madrid, ETSI Telecomunicac, Dpto Ingn Elect, E-28040 Madrid, Spain
关键词
sensor; delay; temperature; FPGA; monitoring; PVT variations; clockless; aging; self-timed;
D O I
10.3390/s140100129
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
This paper presents a novel self-timed multi-purpose sensor especially conceived for Field Programmable Gate Arrays (FPGAs). The aim of the sensor is to measure performance variations during the life-cycle of the device, such as process variability, critical path timing and temperature variations. The proposed topology, through the use of both combinational and sequential FPGA elements, amplifies the time of a signal traversing a delay chain to produce a pulse whose width is the sensor's measurement. The sensor is fully self-timed, avoiding the need for clock distribution networks and eliminating the limitations imposed by the system clock. One single off-or on-chip time-to-digital converter is able to perform digitization of several sensors in a single operation. These features allow for a simplified approach for designers wanting to intertwine a multi-purpose sensor network with their application logic. Employed as a temperature sensor, it has been measured to have an error of +/- 0.67 degrees C, over the range of 20-100 degrees C, employing 20 logic elements with a 2-point calibration.
引用
收藏
页码:129 / 143
页数:15
相关论文
共 50 条
  • [1] Cell designs for self-timed FPGAs
    Traver, C
    Reese, RB
    Thornton, MA
    [J]. 14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2001, : 175 - 179
  • [2] Design issues in field programmable gate arrays (FPGAs)
    Abd-El-Barr, M
    Vranesic, Z
    [J]. ICM'99: ELEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, 1999, : 169 - 172
  • [3] Rapid prototyping of a self-timed ALU with FPGAs
    Ortega-Cisneros, S
    Raygoza-Panduro, JJ
    Muro, JS
    Boemo, E
    [J]. 2005 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG 2005), 2005, : 45 - 52
  • [4] USING FPGAS TO IMPLEMENT SELF-TIMED SYSTEMS
    BRUNVAND, E
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING, 1993, 6 (02): : 173 - 190
  • [5] PGA-STC: programmable gate array for implementing self-timed circuits
    Maheswaran, K
    Akella, V
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1998, 84 (03) : 255 - 267
  • [6] Design and implementation of the AMCC self-timed microprocessor in FPGAs
    Ortega-Cisneros, Susana
    Raygoza-Panduro, Juan Jose
    Galvez, Alberto de la Mora
    [J]. JOURNAL OF UNIVERSAL COMPUTER SCIENCE, 2007, 13 (03) : 377 - 387
  • [7] SELF-TIMED LOOK UP TABLE FOR ULAs AND FPGAs
    Tyurin, S. F.
    Skornyakova, A. Yu
    Stepchenkov, Y. A.
    Diachenko, Y. G.
    [J]. RADIO ELECTRONICS COMPUTER SCIENCE CONTROL, 2021, (01) : 36 - 45
  • [8] Evolving classifiers on field programmable gate arrays: Migrating XCS to FPGAs
    Bolchini, Cristiana
    Ferrandi, Paolo
    Lanzi, Pier Luca
    Salice, Fabio
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2006, 52 (8-9) : 516 - 533
  • [9] Prototype board for the test of self-timed circuits developed in FPGAs
    Raya, MS
    Naharro, RJ
    Ramírez, JC
    [J]. VLSI CIRCUITS AND SYSTEMS II, PTS 1 AND 2, 2005, 5837 : 1039 - 1046
  • [10] ON THE ANALYSIS AND OPTIMIZATION OF SELF-TIMED PROCESSOR ARRAYS
    THIELE, L
    [J]. INTEGRATION-THE VLSI JOURNAL, 1991, 12 (02) : 167 - 187