A Self-Timed Multipurpose Delay Sensor for Field Programmable Gate Arrays (FPGAs)

被引:8
|
作者
Gomez Osuna, Carlos [1 ]
Ituero, Pablo [1 ]
Lopez-Vallejo, Marisa [1 ]
机构
[1] Univ Politecn Madrid, ETSI Telecomunicac, Dpto Ingn Elect, E-28040 Madrid, Spain
关键词
sensor; delay; temperature; FPGA; monitoring; PVT variations; clockless; aging; self-timed;
D O I
10.3390/s140100129
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
This paper presents a novel self-timed multi-purpose sensor especially conceived for Field Programmable Gate Arrays (FPGAs). The aim of the sensor is to measure performance variations during the life-cycle of the device, such as process variability, critical path timing and temperature variations. The proposed topology, through the use of both combinational and sequential FPGA elements, amplifies the time of a signal traversing a delay chain to produce a pulse whose width is the sensor's measurement. The sensor is fully self-timed, avoiding the need for clock distribution networks and eliminating the limitations imposed by the system clock. One single off-or on-chip time-to-digital converter is able to perform digitization of several sensors in a single operation. These features allow for a simplified approach for designers wanting to intertwine a multi-purpose sensor network with their application logic. Employed as a temperature sensor, it has been measured to have an error of +/- 0.67 degrees C, over the range of 20-100 degrees C, employing 20 logic elements with a 2-point calibration.
引用
收藏
页码:129 / 143
页数:15
相关论文
共 50 条
  • [11] Application of fuzzy logic for technology mapping of field programmable gate arrays (FPGAs)
    Lee, JY
    Shragowitz, E
    [J]. APPLICATIONS OF FUZZY LOGIC TECHNOLOGY III, 1996, 2761 : 237 - 248
  • [12] Programmable/Stoppable Oscillator Based on Self-Timed Rings
    Yahya, Eslam
    Elissati, Oussama
    Zakaria, Hatem
    Fesquet, Laurent
    Renaudin, Marc
    [J]. ASYNC: 2009 15TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, 2009, : 1 - +
  • [13] Dataflow computation with intelligent memories emulated on field-programmable gate arrays (FPGAs)
    Ingersoll, S
    Ziavras, SG
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2002, 26 (06) : 263 - 280
  • [14] A Practical Design Method For Prototyping Self-Timed Processors Using FPGAs
    Fiorentino, Mickael
    Savaria, Yvon
    Thibeault, Claude
    Gervais, Pascal
    [J]. 2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1754 - 1757
  • [15] Implementation of Self-Timed Circuits onto FPGAs Using Commercial Tools
    Tranchero, Maurizio
    Reyneri, Leonardo M.
    [J]. 11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, 2008, : 373 - +
  • [16] SEU HARDENING OF FIELD-PROGRAMMABLE GATE ARRAYS (FPGAS) FOR SPACE APPLICATIONS AND DEVICE CHARACTERIZATION
    KATZ, R
    BARTO, R
    MCKERRACHER, P
    KOGA, R
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1994, 41 (06) : 2179 - 2186
  • [17] Programmable Leakage Test and Binning for TSVs With Self-Timed Timing Control
    Huang, Shi-Yu
    Lin, Yu-Hsiang
    Huang, Li-Ren
    Tsai, Kun-Han
    Cheng, Wu-Tung
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (08) : 1265 - 1273
  • [18] Comparison of Self-Timed Ring and Inverter Ring Oscillators as Entropy Sources in FPGAs
    Cherkaoui, Abdelkarim
    Fischer, Viktor
    Aubert, Alain
    Fesquet, Laurent
    [J]. DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 1325 - 1330
  • [19] Field programmable gate arrays implementation of automated sensor self-validation system for cupola furnaces
    Mahmoud, WH
    Abdelrahman, M
    Haggard, RL
    [J]. COMPUTERS & INDUSTRIAL ENGINEERING, 2004, 46 (03) : 553 - 569
  • [20] Self-timed rings as low-phase noise programmable oscillators
    Fesquet, Laurent
    Cherkaoui, Abdelkarim
    Elissati, Oussama
    [J]. 2014 IEEE 12TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2014, : 409 - 412