A new hardware-efficient algorithm and architecture for computation of 2-D DCTs on a linear array

被引:9
|
作者
Hsiao, SF [1 ]
Shiue, WR [1 ]
机构
[1] Natl Sun Yat Sen Univ, Dept Comp Sci & Engn, Taipei, Taiwan
关键词
DCT; image compression; linear array; multimedia processing;
D O I
10.1109/76.964780
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new recursive algorithm with hardware complexity of O (log(2)N) is derived for fast computation of N x N 2-D discrete cosine transforms (2-D DCTs). It first converts the original 2-D data matrices into 1-D vectors and then employs different partition methods for the input and output indices in the 1-D vector space. Afterward, the algorithm computes the corresponding;2-D complex DCT (2-D CCT) and then uses a post-addition step to produce simultaneously two 2-D DCT outputs. The decomposed form of the 2-D recursive algorithm looks like a radix-4 fast Fourier transform algorithm. The common entries in each row of the butterfly-like matrix are factored out in order to reduce the number of multipliers needed during implementation. A new linear architecture for the derived algorithm is presented which leads to a hardware-efficient architectural design requiring only log, N complex multipliers plus 3log(2)N complex adders/subtractors for the computation of a 2-D N x N CCT.
引用
收藏
页码:1149 / 1159
页数:11
相关论文
共 50 条
  • [1] New hardware-efficient algorithm and architecture for the computation of 2-D DCT on a linear systolic array
    Hsiao, Shen-Fu
    Shiue, Wei-Ren
    ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings, 1999, 6 : 3517 - 3520
  • [2] New hardware-efficient algorithm and architecture for the computation of 2-D DCT on a linear systolic array
    Hsiao, SF
    Shiue, WR
    ICASSP '99: 1999 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, PROCEEDINGS VOLS I-VI, 1999, : 3517 - 3520
  • [3] A New Hardware-Efficient Algorithm and Reconfigurable Architecture for Image Contrast Enhancement
    Huang, Shih-Chia
    Chen, Wen-Chieh
    IEEE TRANSACTIONS ON IMAGE PROCESSING, 2014, 23 (10) : 4426 - 4437
  • [4] Hardware-efficient steering matrix computation architecture for MIMO communication systems
    Senning, C.
    Studer, C.
    Luethi, P.
    Fichtner, W.
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 304 - 307
  • [5] A new hardware-efficient architecture for programmable FIR filters
    Lee, HR
    Jen, CW
    Liu, CM
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1996, 43 (09): : 637 - 644
  • [6] Algorithm and Architecture Design of a Hardware-Efficient Image Dehazing Engine
    Lee, Yu-Hsuan
    Wu, Bo-Hua
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2019, 29 (07) : 2146 - 2161
  • [7] Computation-efficient 2-D DOA estimation algorithm with array motion strategy
    Ma, Penghui
    Li, Jianfeng
    Zhao, Gaofeng
    Zhang, Xiaofei
    DIGITAL SIGNAL PROCESSING, 2021, 112
  • [8] Algorithm and Architecture Design of a Hardware-Efficient Frame Rate Upconversion Engine
    Lee, Yu-Hsuan
    Huang, Meng-Ren
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (11) : 2553 - 2566
  • [9] A Hardware-Efficient Algorithm for Real-Time Computation of Zadoff–Chu Sequences
    Mohammad M. Mansour
    Journal of Signal Processing Systems, 2013, 70 : 209 - 218
  • [10] An Internal Folded Hardware-Efficient Architecture for Lifting-Based Multi-Level 2-D 9/7 DWT
    Zhang, Wei
    Wu, Changkun
    Zhang, Pan
    Liu, Yanyan
    APPLIED SCIENCES-BASEL, 2019, 9 (21):