Compilation and memory management for ASF plus SDF

被引:0
|
作者
van den Brand, M
Klint, P
Olivier, P
机构
[1] CWI, Dept Software Engn, NL-1098 SJ Amsterdam, Netherlands
[2] Univ Amsterdam, Programming Res Grp, NL-1098 SJ Amsterdam, Netherlands
来源
COMPILER CONSTRUCTION | 1999年 / 1575卷
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Can formal specification techniques be scaled-up to industrial problems such as the development of domain-specific languages and the renovation of large COBOL systems? We have developed a compiler for the specification formalism ASF+SDF that has been used successfully to meet such industrial challenges. This result is achieved in two ways: the compiler performs a variety of optimizations and generates efficient C code, and the compiled code uses a run-time memory management system based on maximal subterm sharing and mark-and-sweep garbage collection. We present an overview of these techniques and evaluate their effectiveness in several benchmarks. It turns out that execution speed of compiled ASF+SDF specifications is at least as good as that of comparable systems, while memory usage is in many cases an order of magnitude smaller.
引用
收藏
页码:198 / 213
页数:16
相关论文
共 50 条
  • [41] Foundations of the C plus plus Concurrency Memory Model
    Boehm, Hans-J.
    Adve, Sarita V.
    [J]. PLDI'08: PROCEEDINGS OF THE 2008 SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN & IMPLEMENTATION, 2008, : 68 - 78
  • [42] Compilation framework for power and energy management on mobile computers
    Kremer, U
    Hicks, J
    Rehg, J
    [J]. LANGUAGES AND COMPILERS FOR PARALLEL COMPUTING, 2003, 2624 : 115 - 131
  • [43] Memory efficient DIT-based SDF IFFT for OFDM systems
    Lee, Ho-Yun
    Kim, Jun-Ho
    Jang, In-Gul
    Cho, Kyung-Ju
    Chung, Jin-Gyun
    [J]. IEICE ELECTRONICS EXPRESS, 2014, 11 (05):
  • [44] PyGB: GraphBLAS DSL in Python']Python with Dynamic Compilation into Efficient C plus
    Chamberlin, Jesse
    Zalewski, Marcin
    McMillan, Scott
    Lumsdaine, Andrew
    [J]. 2018 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW 2018), 2018, : 310 - 319
  • [45] On-chip cache design method for cooperative memory compilation and layout
    Liu, Biwei
    Xiong, Qi
    Yang, Ming
    Song, Yulu
    [J]. Guofang Keji Daxue Xuebao/Journal of National University of Defense Technology, 2024, 46 (01): : 198 - 203
  • [46] Compilation of vector statements of C[] language for architectures with multilevel memory hierarchy
    Kalinov, AY
    Lastovetsky, AL
    Ledovskikh, IN
    Posypkin, MA
    [J]. PROGRAMMING AND COMPUTER SOFTWARE, 2001, 27 (03) : 111 - 122
  • [47] EXTENDED ANALYSIS OF THE SPECTRUM SI-XI - COMPILATION PLUS NEW MEASUREMENTS
    KRAMIDA, AE
    TRABERT, E
    [J]. PHYSICA SCRIPTA, 1995, 51 (02) : 209 - 226
  • [48] Hardware compilation of application-specific memory-access interconnect
    Venkataramani, G
    Bjerregaard, T
    Chelcea, T
    Goldstein, SC
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 25 (05) : 756 - 771
  • [49] Memory Access Optimization in Compilation for Coarse-Grained Reconfigurable Architectures
    Kim, Yongjoo
    Lee, Jongeun
    Shrivastava, Aviral
    Paek, Yunheung
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2011, 16 (04)
  • [50] Compilation of Vector Statements of C[] Language for Architectures with Multilevel Memory Hierarchy
    A. Ya. Kalinov
    A. L. Lastovetsky
    I. N. Ledovskikh
    M. A. Posypkin
    [J]. Programming and Computer Software, 2001, 27 : 111 - 122