Wafer-level processing cuts chip-stole packaging cost

被引：0
|
作者：
Morrison, D
机构：
来源：
ELECTRONIC DESIGN | 1999年 / 47卷 / 21期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：29 / 29
页数：1
相关论文
共 50 条
  • [31] Wafer-level packaging of micromechanical resonators
    Joseph, Paul Jayachandran
    Monajemi, Pejman
    Ayazi, Farrokh
    Kohl, Paul A.
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2007, 30 (01): : 19 - 26
  • [32] Wafer scale packaging based on underfill applied at the wafer level for low-cost flip chip processing
    Johnson, C.Dustin
    Baldwin, Daniel F.
    Proceedings - Electronic Components and Technology Conference, 1999, : 950 - 954
  • [33] Improvement of Thermo-Mechanical Reliability of Wafer-Level Chip Scale Packaging
    Shi, Lei
    Chen, Lin
    Zhang, David Wei
    Liu, Evan
    Liu, Qiang
    Chen, Ching-I
    JOURNAL OF ELECTRONIC PACKAGING, 2018, 140 (01)
  • [34] Wafer scale packaging based on underfill applied at the wafer level for low-cost flip chip processing
    Johnson, CD
    Baldwin, DF
    49TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1999 PROCEEDINGS, 1999, : 950 - 954
  • [35] Wafer-level packaging boosts yields of chip-on-board image sensors
    Humpston, Giles
    Dagan, Yehudit
    SOLID STATE TECHNOLOGY, 2006, 49 (11) : 30 - 31
  • [36] Fab integrated packaging (FIP):: A new concept for high reliability wafer-level chip size packaging
    Töpper, M
    Auersperg, J
    Glaw, V
    Kaskoun, K
    Prack, E
    Keser, B
    Coskina, P
    Jäger, D
    Petter, D
    Ehrmann, O
    Samulewicz, K
    Meinherz, C
    Fehlberg, S
    Karduck, C
    Reichl, H
    50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 74 - 80
  • [37] Wafer-level bonding technique allows cost-effective MEMS packaging
    Allan, R
    ELECTRONIC DESIGN, 2001, 49 (02) : 25 - 26
  • [38] Design and Fabrication of a Low-cost Wafer-level Packaging for RF Devices
    Lim, Jae-Hwan
    Ryu, Jee-Youl
    Choi, Hyun-Jin
    Choi, Woo-Chang
    TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2014, 15 (02) : 91 - 95
  • [39] Photoresist development for wafer-level packaging process
    Irie, Makiko
    Tachi, Toshiaki
    Sawano, Atushi
    2017 IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM), 2017, : 238 - 239
  • [40] Wafer-level packaging technology for IOGbps TOSAs
    Sherrer, DW
    Brese, N
    Fisher, J
    Gaebe, C
    Heiks, NA
    Getz, J
    Rasnake, J
    Simon, ES
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 1325 - 1332
12345