Wafer-level packaging boosts yields of chip-on-board image sensors

被引:0
|
作者
Humpston, Giles
Dagan, Yehudit
机构
[1] Tessera, Met Technol, San Jose, CA 95134 USA
[2] Tessera Israel Ltd, Mkt, Jerusalem, Israel
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Chip-on-board (COB) is the most dominant assembly process used to build over a million camera modules each day of the year. These camera modules are used in camera phones, optical mice, and many other optical devices. However, as the market moves to cameras with ever-higher pixel counts, COB assembly becomes increasingly difficult due to contamination of the optical sensor. An effective way to prevent contamination is to place a cover over the image sensor at the wafer level, and leaving the bond pads exposed allows for full compatibility with the COB assembly process.
引用
收藏
页码:30 / 31
页数:2
相关论文
共 50 条
  • [1] Wafer-level packaging of image sensors
    Humpston, Giles
    [J]. SOLID STATE TECHNOLOGY, 2011, 54 (01) : 16 - 18
  • [2] Design of optical structure for chip-on-board wafer level packaging LEDs
    Ma, Jian-She
    He, Li-Yun
    Liu, Tong
    Su, Ping
    [J]. Guangxue Jingmi Gongcheng/Optics and Precision Engineering, 2013, 21 (04): : 904 - 910
  • [3] Wafer-level packaging shrinks CMOS image sensors
    Engelke, R
    [J]. ELECTRONIC DESIGN, 1998, 46 (24) : 22 - 22
  • [4] Image sensors adopt wafer-level packaging for mobile phone cameras
    James, Dick
    [J]. SOLID STATE TECHNOLOGY, 2008, 51 (07) : 66 - 68
  • [5] Wafer-Level Vacuum Packaging of Smart Sensors
    Hilton, Allan
    Temple, Dorota S.
    [J]. SENSORS, 2016, 16 (11)
  • [6] CMOS Image Sensor Wafer-level Packaging
    Matthias, Thorsten
    Kreindl, Gerald
    Dragoi, Viorel
    Wimplinger, Markus
    Lindner, Paul
    [J]. 2011 12TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY AND HIGH DENSITY PACKAGING (ICEPT-HDP), 2011, : 1 - 6
  • [7] Multifunctional Coatings for Wafer-Level Chip Scale Packaging
    Stapleton, Russell
    zoba, Dave
    Brannen, Candice
    Hough, Paul
    [J]. 2009 EUROPEAN MICROELECTRONICS AND PACKAGING CONFERENCE (EMPC 2009), VOLS 1 AND 2, 2009, : 69 - +
  • [8] Materials challenges for wafer-level flip chip packaging
    Ma, BD
    Tong, QK
    Zhang, E
    Kong, SH
    Savoca, A
    [J]. 50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 170 - 174
  • [9] Wafer-level packaging
    Van Driel, Willem Dirk
    [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2007, 30 (03): : 358 - 358
  • [10] Printed Circuit Board Electrical Design for Wafer-Level Packaging
    Wu, Boping
    Mo, Tingting
    [J]. 2011 12TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY AND HIGH DENSITY PACKAGING (ICEPT-HDP), 2011, : 302 - 305