A Modified ESD Clamp Circuit for 90-nm CMOS Process

被引：0

作者：

Liu, Hong-Xia ^{[1
]}

Yang, Zhao-Nian ^{[1
]}

Luo, Yi ^{[2
]}

Liu, Chen ^{[2
]}

机构：

[1] Xidian Univ, Sch Microelect, Key Lab, Minist Educ Wide Band Gap Semicond Mat & Devices, Xian 710071, Peoples R China

[2] Xian Semipower Elect Technol Co, Xian 710075, Peoples R China

来源：

2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012) | 2012年

基金：

中国国家自然科学基金;

关键词：

DESIGN;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In nanoscale CMOS process, integrated circuits (ICs) face serious gate reliability issues such as the damage of electrostatic discharge (ESD). The RC-triggered silicon-controlled rectifier (SCR) is widely studied for the high turn-on efficiency and discharge capability. However, the large gate leakage current of MOS capacitor in the traditional RC network in nanoscale process is not desired. In this work, a modified detection circuit with feedback technique is proposed. The leakage current is reduced to 16 nA at room temperature (25 degrees C). Under the ESD event, it injects 38 mA trigger current into the p-substrate of SCR. Compared with the previous circuits, the proposed circuit can save area and power consumption while achieving the same performance. The simulation result shows that this clamp circuit can be used in industry.

引用

页码：872 / 875

页数：4

共 50 条

[31] Visible Filter Integrated with an Image Sensor Fabricated by a 90-nm Standard CMOS Process
Yoon, Yeo-Taek
Lee, Sang-Shin
Lee, Byoung-Su
2010 23RD ANNUAL MEETING OF THE IEEE PHOTONICS SOCIETY, 2010, : 630 - +
[32] An area-efficient PLL architecture in 90-nm CMOS
Lim, PJ
2005 Symposium on VLSI Circuits, Digest of Technical Papers, 2005, : 48 - 49
[33] A 90-nm CMOS Embedded Low Power SRAM Compiler
Zhang, Zhao-Yong
Chen, Chia-Cheng
Zheng, Jian-Bin
2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 625 - +
[34] Modeling and characterization of noise in 90-nm RF CMOS technology
Scholten, AJ
Tiemeijer, LF
Zegers-van Duijnhoven, ATA
Havens, RJ
de Kort, R
van Langevelde, R
Klaassen, DBM
Jeamsaksiri, W
Velghe, RMDA
NOISE AND FLUCTUATIONS, 2005, 780 : 735 - 740
[35] Layout of Decoupling Capacitors in IP Blocks for 90-nm CMOS
Meng, Xiongfei
Saleh, Resve
Arabi, Karim
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (11) : 1581 - 1588
[36] Area-efficient Power-rail ESD Clamp Circuit with False-trigger Immunity in 28nm CMOS Process
Shen, Zilong
Wang, Yize
Zhang, Xing
Wang, Yuan
6TH IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2022), 2022, : 271 - 273
[37] 2xVDD-Tolerant Power-Rail ESD Clamp Circuit With Low Standby Leakage in 65-nm CMOS Process
Lin, Chun-Yu
Ker, Ming-Dou
2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 3417 - 3420
[38] Metal-layer capacitors in the 65 nm CMOS process and the application for low-leakage power-rail ESD clamp circuit
Chiu, Po-Yen
Ker, Ming-Dou
MICROELECTRONICS RELIABILITY, 2014, 54 (01) : 64 - 70
[39] Area-Efficient Power-Rail ESD Clamp Circuit With False-Trigger Immunity in 28nm CMOS Process
Shen, Zilong
Wang, Yize
Zhang, Xing
Wang, Yuan
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2022, 10 : 876 - 884
[40] High Area-Efficient ESD Clamp Circuit With Equivalent RC-Based Detection Mechanism in a 65-nm CMOS Process
Yeh, Chih-Ting
Ker, Ming-Dou
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (03) : 1011 - 1018

← 1 2 3 4 5 →