A Modified ESD Clamp Circuit for 90-nm CMOS Process

被引：0
|
作者：
Liu, Hong-Xia [1 ]
Yang, Zhao-Nian [1 ]
Luo, Yi [2 ]
Liu, Chen [2 ]
机构：
[1] Xidian Univ, Sch Microelect, Key Lab, Minist Educ Wide Band Gap Semicond Mat & Devices, Xian 710071, Peoples R China
[2] Xian Semipower Elect Technol Co, Xian 710075, Peoples R China
来源：
2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012) | 2012年
基金：
中国国家自然科学基金;
关键词：
DESIGN;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In nanoscale CMOS process, integrated circuits (ICs) face serious gate reliability issues such as the damage of electrostatic discharge (ESD). The RC-triggered silicon-controlled rectifier (SCR) is widely studied for the high turn-on efficiency and discharge capability. However, the large gate leakage current of MOS capacitor in the traditional RC network in nanoscale process is not desired. In this work, a modified detection circuit with feedback technique is proposed. The leakage current is reduced to 16 nA at room temperature (25 degrees C). Under the ESD event, it injects 38 mA trigger current into the p-substrate of SCR. Compared with the previous circuits, the proposed circuit can save area and power consumption while achieving the same performance. The simulation result shows that this clamp circuit can be used in industry.
引用
收藏
页码：872 / 875
页数：4
相关论文
共 50 条
  • [21] Area-Efficient Power-Rail ESD Clamp Circuit with SCR Device Embedded into ESD-Transient Detection Circuit in a 65nm CMOS Process
    Yeh, Chih-Ting
    Ker, Ming-Dou
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [22] Low leakage 3xVDD-tolerant ESD detection circuit without deep N-well in a standard 90-nm low-voltage CMOS process
    Yang ZhaoNian
    Liu HongXia
    Wang ShuLong
    SCIENCE CHINA-TECHNOLOGICAL SCIENCES, 2013, 56 (08) : 2046 - 2051
  • [23] Low leakage 3×VDD-tolerant ESD detection circuit without deep N-well in a standard 90-nm low-voltage CMOS process
    ZhaoNian Yang
    HongXia Liu
    ShuLong Wang
    Science China Technological Sciences, 2013, 56 : 2046 - 2051
  • [24] Low leakage 3×VDD-tolerant ESD detection circuit without deep N-well in a standard 90-nm low-voltage CMOS process
    YANG ZhaoNian
    LIU HongXia
    WANG ShuLong
    Science China(Technological Sciences), 2013, 56 (08) : 2046 - 2051
  • [25] Neutron soft error rate measurements in a 90-nm CMOS process and scaling trends in SRAM from 0.25-μm to 90-nm generation
    Hazucha, P
    Karnik, T
    Maiz, J
    Walstra, S
    Bloechel, B
    Tschanz, J
    Dermer, G
    Hareland, S
    Armstrong, P
    Borkar, S
    2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 523 - 526
  • [26] A multigigahertz multimodulus frequency divider in 90-nm CMOS
    Ali, Moustafa
    Hegazi, Emad
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (12) : 1333 - 1337
  • [27] A 57-GHz CMOS Reflection Amplifier in 90-nm CMOS
    Kuo, Chien-Nan
    Liu, Yun-Hao
    Gao, Ruo-Hsuan
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2022, 32 (04) : 335 - 338
  • [28] Power-Rail ESD Clamp Circuit With Diode-String ESD Detection to Overcome the Gate Leakage Current in a 40-nm CMOS Process
    Altolaguirre, Federico Agustin
    Ker, Ming-Dou
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (10) : 3500 - 3507
  • [29] A 21.08 dBm Q-Band Power Amplifier in 90-nm CMOS Process
    Huang, Peng
    Guo, Kaizhe
    Yu, Yiming
    Kang, Kai
    2014 IEEE INTERNATIONAL WIRELESS SYMPOSIUM (IWS), 2014,
  • [30] Hybrid Transformer-Based Tunable Differential Duplexer in a 90-nm CMOS Process
    Abdelhalem, Sherif H.
    Gudem, Prasad S.
    Larson, Lawrence E.
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2013, 61 (03) : 1316 - 1326
12345