Optical logic circuits using double controlled logic gate

被引：4

作者：

Chattopadhyay, Tanay ^{[1
]}

机构：

[1] WBPDCL, Kolaghat Thermal Power Stn, Mech Operat Stage 2, KTPP Sub Post Off, Mecheda 721137, W Bengal, India

来源：

IET OPTOELECTRONICS | 2013年 / 7卷 / 05期

关键词：

logic circuits; logic gates; mathematical analysis; optical logic; optical logic circuits; logic gate; irreversible computer; data loss; special circuit design; double controlled logic circuit; circuit complexity; power cost; mathematical model; Boolean logic unit; grey-to-binary-to-grey code conversion; cross-bar network architecture; controlled logic unit; optical cost; optical delay; switching energy; POWER-CONSUMPTION; ULTRAFAST; ENERGY; SWITCH; THERMODYNAMICS; ARCHITECTURE; COMPUTATION; OPERATIONS;

D O I：

10.1049/iet-opt.2013.0063

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Conventional irreversible computer is power dissipative. Data loss is the major problem in such computation, but it can be minimised with a special circuit design. In this study optical double controlled logic' (DCL) circuit is proposed, which can minimise the circuit complexity and power cost. The mathematical model of the DCL circuit is given in this study, which also has good cascadability and compactness. Some complex logic circuits (16-Boolean logic unit, grey-to-binary-to-grey code conversion and cross-bar network architecture) using controlled logic unit have also been proposed in this study. The circuits also have reversible property. The performance of the proposed circuits from the viewpoint of optical cost, optical delay and switching energy is also discussed in this study.

引用

页码：99 / 109

页数：11

共 50 条

[41] Boolean Logic Function Synthesis for Generalised Threshold Gate Circuits
Bawiec, Marek A.
Nikodem, Maciej
DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 83 - 86
[42] Logic optimization for majority gate-based nanoelectronic circuits
Huo, Zhi
Zhang, Qishan
Haruebanroenga, Sansiri
Wang, Wei
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1307 - 1310
[43] Threshold Gate-Based Circuits From Nanomagnetic Logic
Papp, Adam
Niemier, Michael T.
Csurgay, Arpad
Becherer, Markus
Breitkreutz, Stephan
Kiermaier, Josef
Eichwald, Irina
Hu, X. Sharon
Ju, Xueming
Porod, Wolfgang
Csaba, Gyoergy
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2014, 13 (05) : 990 - 996
[44] DNA Logic Circuits Based on Accurate Step Function Gate
Chen, Congzhou
Xiao, Wei
Zhao, Jiwei
Zhang, Zheng
Shi, Xiaolong
IEEE ACCESS, 2020, 8 : 125513 - 125520
[45] On current testing of Josephson logic circuits using the 4JL gate family
Yamada, T
Sasaki, T
PROCEEDINGS OF THE FIFTH ASIAN TEST SYMPOSIUM (ATS '96), 1996, : 189 - 194
[46] Using Multi-objective Genetic Programming to Evolve Stochastic Logic Gate Circuits
Ross, Brian J.
2015 IEEE CONFERENCE ON COMPUTATIONAL INTELLIGENCE IN BIOINFORMATICS AND COMPUTATIONAL BIOLOGY (CIBCB), 2015, : 443 - 450
[47] Parallel logic simulation of million-gate VLSI circuits
Zhu, LJ
Chen, G
Szymanski, BK
Tropper, C
Zhang, T
MASCOTS 2005:13th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, 2005, : 521 - 524
[48] Efficient adder circuits based on a conservative reversible logic gate
Bruce, JW
Thornton, MA
Shivakumaraiah, L
Kokate, PS
Li, X
ISVLSI 2000: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI - NEW PARADIGMS FOR VLSI SYSTEMS DESIGN, 2002, : 83 - 88
[49] Gate Mapping Automation for Asynchronous NULL Convention Logic Circuits
Parsan, Farhad A.
Al-Assadi, Waleed K.
Smith, Scott C.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (01) : 99 - 112
[50] Pulse Controlled All-Optical Logic Gate Based on Nonlinear Ring Resonator Realizing All Fundamental Logic Operations
Zhao, Wenyu
Ju, Dongquan
Jiang, Yongyuan
PLASMONICS, 2015, 10 (02) : 311 - 317

← 1 2 3 4 5 →