Optical logic circuits using double controlled logic gate

被引：4
|
作者：
Chattopadhyay, Tanay [1 ]
机构：
[1] WBPDCL, Kolaghat Thermal Power Stn, Mech Operat Stage 2, KTPP Sub Post Off, Mecheda 721137, W Bengal, India
来源：
IET OPTOELECTRONICS | 2013年 / 7卷 / 05期
关键词：
logic circuits; logic gates; mathematical analysis; optical logic; optical logic circuits; logic gate; irreversible computer; data loss; special circuit design; double controlled logic circuit; circuit complexity; power cost; mathematical model; Boolean logic unit; grey-to-binary-to-grey code conversion; cross-bar network architecture; controlled logic unit; optical cost; optical delay; switching energy; POWER-CONSUMPTION; ULTRAFAST; ENERGY; SWITCH; THERMODYNAMICS; ARCHITECTURE; COMPUTATION; OPERATIONS;
D O I：
10.1049/iet-opt.2013.0063
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Conventional irreversible computer is power dissipative. Data loss is the major problem in such computation, but it can be minimised with a special circuit design. In this study optical double controlled logic' (DCL) circuit is proposed, which can minimise the circuit complexity and power cost. The mathematical model of the DCL circuit is given in this study, which also has good cascadability and compactness. Some complex logic circuits (16-Boolean logic unit, grey-to-binary-to-grey code conversion and cross-bar network architecture) using controlled logic unit have also been proposed in this study. The circuits also have reversible property. The performance of the proposed circuits from the viewpoint of optical cost, optical delay and switching energy is also discussed in this study.
引用
收藏
页码：99 / 109
页数：11
相关论文
共 50 条
  • [31] Photoluminescent logic gate controlled by the optical Kerr effect exhibited by porous silicon
    de la Mora, M. B.
    Torres-Torres, C.
    Nava, R.
    Trejo-Valdez, M.
    Reyes-Esqueda, J. A.
    OPTICS AND LASER TECHNOLOGY, 2014, 59 : 104 - 109
  • [32] Logic Masking for SET Mitigation Using Approximate Logic Circuits
    Sanchez-Clemente, A.
    Entrena, L.
    Garcia-Valderas, M.
    Lopez-Ongil, C.
    2012 IEEE 18TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2012, : 176 - 181
  • [33] FLUIDIC CONTROLLED VALVE FOR HYDRAULIC LOGIC CIRCUITS
    不详
    ENGINEERING MATERIALS AND DESIGN, 1976, 20 (02): : 42 - 43
  • [34] Use of the Modification of the Petri Nets Algorithm for the Logic Simulation of Gate-Level Logic Circuits
    Bulakh D.A.
    Kazennov G.G.
    Lapin A.V.
    Russian Microelectronics, 2018, 47 (7) : 522 - 525
  • [35] Optical logic gate 'AND', controllable photon crystal
    Dzedolik, Igor V.
    2007 INTERNATIONAL WORKSHOP ON OPTOELECTRONIC PHYSICS AND TECHNOLOGY, 2007, : 7 - 8
  • [36] ALL-OPTICAL PROGRAMMABLE LOGIC GATE
    CRAIG, RGA
    BULLER, GS
    TOOLEY, FAP
    SMITH, SD
    WALKER, AC
    WHERRETT, BS
    APPLIED OPTICS, 1990, 29 (14): : 2148 - 2152
  • [37] All-optical logic OR gate using SOA and delayed interferometer
    Wang, Q
    Dong, H
    Zhu, G
    Sun, H
    Jaques, J
    Piecirilli, AB
    Dutta, NK
    OPTICS COMMUNICATIONS, 2006, 260 (01) : 81 - 86
  • [38] MEMS OPTICAL LOGIC NOR GATE USING INTEGRATED TUNABLE LASERS
    Liu, B.
    Cai, H.
    Zhang, X. M.
    Tamil, J.
    Zhang, Q. X.
    Liu, A. Q.
    IEEE 22ND INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS (MEMS 2009), 2009, : 971 - 974
  • [39] All-optical nand logic gate using organic materials
    Abdeldayem, H
    Frazier, DO
    Paley, MS
    OPERATIONAL CHARACTERISTICS AND CRYSTAL GROWTH OF NONLINEAR OPTICAL MATERIALS, 1999, 3793 : 113 - 119
  • [40] Design and investigation of gate-to-gate passive interconnections for SFQ logic circuits
    Hashimoto, Y
    Yorozu, S
    Kameda, Y
    Fujimaki, A
    Terai, H
    Yoshikawa, N
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2005, 15 (03) : 3814 - 3820
12345