MASkIt: Soft Error Rate Estimation for Combinational Circuits

被引:0
|
作者
Anglada, Marti [1 ]
Canal, Ramon [1 ]
Aragon, Juan L. [2 ]
Gonzalez, Antonio [1 ]
机构
[1] Univ Politecn Cataluna, E-08028 Barcelona, Spain
[2] Univ Murcia, E-30001 Murcia, Spain
来源
PROCEEDINGS OF THE 34TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD) | 2016年
关键词
PROPAGATION;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Integrated circuits are getting increasingly vulnerable to soft errors; as a consequence, soft error rate (SER) estimation has become an important and very challenging goal. In this work, a novel approach for SER estimation of combinational circuits is presented. The proposed framework is divided in two stages. First, signal probabilities are computed via a hybrid approach combining heuristics and selective simulation of reconvergent subnets. In the second stage, signal probabilities are used to compute the vulnerability of all the gates in a combinational block using a backward-traversing algorithm that takes into account logical, electrical and timing masking factors. Experimental results show that our signal probability estimation approach, in comparison with similar techniques in the literature, reduces innacuracy by 96% while adding minimal execution time overhead. In addition, results indicate that our framework is two orders of magnitude faster than traditional Monte Carlo-based fault injection with minor loss in accuracy in both signal probability and SER estimation (average error of 5%).
引用
收藏
页码:614 / 621
页数:8
相关论文
共 50 条
  • [31] A Soft Error Tolerance Estimation Method for Sequential Circuits
    Yoshimura, Masayoshi
    Akamine, Yusuke
    Matsunaga, Yusuke
    2011 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2011, : 268 - 276
  • [32] Soft Error Reduction through Gate Input Dependent Weighted Sizing in Combinational Circuits
    Sootkaneung, Warin
    Saluja, Kewal K.
    2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 603 - 610
  • [33] Evaluating Soft Error Reliability of Combinational Circuits Using a Monte Carlo Based Method
    Farias, Clayton R.
    Schvittz, Rafael B.
    Balen, Tiago R.
    Butzen, Paulo F.
    2022 23RD IEEE LATIN-AMERICAN TEST SYMPOSIUM (LATS 2022), 2022,
  • [34] Soft error tolerant design of combinational circuits based on a local logic substitution scheme
    Rohanipoor, Mohammad Reza
    Ghavami, Behnam
    Raji, Mohsen
    MICROELECTRONICS JOURNAL, 2017, 67 : 143 - 154
  • [35] Calculating the Soft Error Vulnerabilities of Combinational Circuits by Re-Considering the Sensitive Area
    Chen, Shuming
    Du, Yankang
    Liu, Biwei
    Qin, Junrui
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2014, 61 (01) : 646 - 653
  • [36] A Fast Analytical Approach to Multi-Cycle Soft Error Rate Estimation of Sequential Circuits
    Fazeli, Mandi
    Miremadi, Seyed Ghassem
    Asadi, Hossein
    Tahoori, Mehdi B.
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 797 - 800
  • [37] A Layout-Based Soft Error Vulnerability Estimation Approach for Combinational Circuits Considering Single Event Multiple Transients (SEMTs)
    Cao, Xuebing
    Xiao, Liyi
    Li, Jie
    Zhang, Rongsheng
    Liu, Shanshan
    Wang, Jinxiang
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 38 (06) : 1109 - 1122
  • [38] Combinational logic soft error correction
    Mitra, Subhasish
    Zhang, Ming
    Waqas, Saad
    Seifert, Norbert
    Gill, Balkaran
    Kim, Kee Sup
    2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 824 - +
  • [39] Computing the soft error rate of a combinational logic circuit using parameterized descriptors
    Rao, Rajeev R.
    Chopra, Kaviraj
    Blaauw, David T.
    Sylvester, Dennis M.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (03) : 468 - 479
  • [40] Approaches of error diagnosis and correction in combinational circuits
    Li, Z
    Yan, XL
    Ge, HT
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 1171 - 1174