共 50 条
- [31] A Soft Error Tolerance Estimation Method for Sequential Circuits 2011 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2011, : 268 - 276
- [32] Soft Error Reduction through Gate Input Dependent Weighted Sizing in Combinational Circuits 2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 603 - 610
- [33] Evaluating Soft Error Reliability of Combinational Circuits Using a Monte Carlo Based Method 2022 23RD IEEE LATIN-AMERICAN TEST SYMPOSIUM (LATS 2022), 2022,
- [34] Soft error tolerant design of combinational circuits based on a local logic substitution scheme MICROELECTRONICS JOURNAL, 2017, 67 : 143 - 154
- [36] A Fast Analytical Approach to Multi-Cycle Soft Error Rate Estimation of Sequential Circuits 13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 797 - 800
- [38] Combinational logic soft error correction 2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 824 - +
- [40] Approaches of error diagnosis and correction in combinational circuits 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 1171 - 1174