Calculating the Soft Error Vulnerabilities of Combinational Circuits by Re-Considering the Sensitive Area

被引：22
|
作者：
Chen, Shuming [1 ]
Du, Yankang [1 ]
Liu, Biwei [1 ]
Qin, Junrui [2 ]
机构：
[1] Natl Univ Def Technol, Sci & Technol Parallel & Distributed Proc Lab, Changsha 410073, Hunan, Peoples R China
[2] Chinese Elect Equipment Syst Engn Corp, Beijing 100141, Peoples R China
来源：
IEEE TRANSACTIONS ON NUCLEAR SCIENCE | 2014年 / 61卷 / 01期
基金：
中国国家自然科学基金;
关键词：
Effective sensitive area; pulse width; SET; soft error vulnerabilities;
D O I：
10.1109/TNS.2014.2298889
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Concepts of effective sensitive area and effective SET pulse width are proposed to model the actual sensitive area. Simulation results present that the soft error vulnerabilities got by using the effective sensitive area can be almost an order larger than the ones got by using the normal approach when the ion LET is 30 MeV.cm(2)/mg. And heavy-ion experiments are conducted to demonstrate the simulation results.
引用
收藏
页码：646 / 653
页数：8
相关论文
共 38 条
  • [1] Impact of pulse quenching effect on soft error vulnerabilities in combinational circuits based on standard cells
    Du Yankang
    Chen Shuming
    Liu Biwei
    MICROELECTRONICS JOURNAL, 2013, 44 (02) : 65 - 71
  • [2] Soft delay error effects in CMOS combinational circuits
    Gill, BS
    Papachristou, C
    Wolff, FG
    22ND IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2004, : 325 - 330
  • [3] MASkIt: Soft Error Rate Estimation for Combinational Circuits
    Anglada, Marti
    Canal, Ramon
    Aragon, Juan L.
    Gonzalez, Antonio
    PROCEEDINGS OF THE 34TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2016, : 614 - 621
  • [4] Soft error generation analysis in combinational logic circuits
    Ding Qian
    Wang Yu
    Luo Rong
    Wang Hui
    Yang Huazhong
    JOURNAL OF SEMICONDUCTORS, 2010, 31 (09)
  • [5] Soft error generation analysis in combinational logic circuits
    丁潜
    汪玉
    罗嵘
    汪蕙
    杨华中
    Journal of Semiconductors, 2010, (09) : 141 - 146
  • [6] An Efficient Approach for Soft Error Rate Estimation of Combinational Circuits
    Raji, Mohsen
    Saeedi, Fereshte
    Ghavami, Behnam
    Pedram, Hossein
    2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2014, : 567 - 574
  • [7] A practical metric for soft error vulnerability analysis of combinational circuits
    Raji, Mohsen
    Pedram, Hossein
    Ghavami, Behnam
    MICROELECTRONICS RELIABILITY, 2015, 55 (02) : 448 - 460
  • [8] Design error diagnosis with re-synthesis in combinational circuits
    Ubar, R
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2003, 19 (01): : 73 - 82
  • [9] An Incremental Algorithm for Soft Error Rate Estimation of Combinational Circuits
    Ghavami, Behnam
    Raji, Mohsen
    Saremi, Kiarash
    Pedram, Hossein
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2018, 18 (03) : 463 - 473
  • [10] Design Error Diagnosis with Re-Synthesis in Combinational Circuits
    Raimund Ubar
    Journal of Electronic Testing, 2003, 19 : 73 - 82
1234