Inherent Reliability Evaluation of Networks-on-Chip Based on Analytical Models

被引：0
|
作者：
Valinataj, Mojtaba [1 ]
Mohammadi, Siamak [1 ]
Safari, Saeed [1 ]
机构：
[1] Univ Tehran, Dept Elect & Comp Engn, Tehran, Iran
来源：
2008 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS | 2008年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Reliability evaluation based on analytical models is a precise method for dependability analysis before and after designing the fault-tolerant systems. In this paper, we present the precise formulations for the inherent reliability of mesh-based NoCs that also depend on the employed routing algorithm and traffic model. Based on this analysis, the effects of some permanent failures in the links, switches or cores on the packet delivery of NoCs are determined. The models can be extended to evaluate the fault-tolerant methods in addition to other topologies and routing algorithms.
引用
收藏
页码：98 / 101
页数：4
相关论文
共 50 条
  • [1] Reliability assessment of networks-on-chip based on analytical models
    Valinataj, Mojtaba
    Mohammadi, Siamak
    Safari, Saeed
    JOURNAL OF ZHEJIANG UNIVERSITY-SCIENCE A, 2009, 10 (12): : 1801 - 1814
  • [2] Reliability assessment of networks-on-chip based on analytical models
    Mojtaba VALINATAJ
    Siamak MOHAMMADI
    Saeed SAFARI
    Journal of Zhejiang University Science A(An International Applied Physics & Engineering Journal), 2009, 10 (12) : 1801 - 1814
  • [3] Reliability assessment of networks-on-chip based on analytical models
    Mojtaba Valinataj
    Siamak Mohammadi
    Saeed Safari
    Journal of Zhejiang University-SCIENCE A, 2009, 10 : 1801 - 1814
  • [4] Analytical Approaches for Performance Evaluation of Networks-on-Chip
    Kiasari, Abbas Eslami
    Jantsch, Axel
    Bekooij, Marco
    Burns, Alan
    Lu, Zhonghai
    CASES'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS, 2012, : 211 - 212
  • [5] Communication models in networks-on-chip
    Carara, Everton
    Mello, Aline
    Moraes, Fernando
    RSP 2007: 18TH IEEE/IFIP INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, 2007, : 57 - +
  • [6] An Analytical Latency Model for Networks-on-Chip
    Kiasari, Abbas Eslami
    Lu, Zhonghai
    Jantsch, Axel
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (01) : 113 - 123
  • [7] Heuristics-Aided Tightness Evaluation of Analytical Bounds in Networks-on-Chip
    Zhao, Xueqian
    Lu, Zhonghai
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (06) : 986 - 999
  • [8] Reliability support for on-chip memories using Networks-on-Chip
    Angiolini, Federico
    Atienza, David
    Murali, Srinivasan
    Beruni, Luca
    De Micheli, Giovanni
    PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 389 - +
  • [9] Dynamic Programming-Based Lifetime Reliability Optimization in Networks-on-Chip
    Wang, Liang
    Wang, Xiaohang
    Mak, Terrence
    VLSI-SOC: INTERNET OF THINGS FOUNDATIONS, 2015, 464 : 1 - 20
  • [10] Enhancing Robustness and Reliability of Networks-on-Chip with Network Coding
    Haase, Julian
    Jaster, Sebastian
    Franz, Elke
    Goehringer, Diana
    2023 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE, NORCAS, 2023,
12345