Interface Trap Density Estimation in FinFETs from the Subthreshold Current

被引：0
|
作者：
Schmitz, J. [1 ,4 ]
Kaleli, B. [1 ,2 ]
Kuipers, P. [1 ]
van den Berg, N. [1 ,3 ]
Smits, S. M. [1 ]
Hueting, R. J. E. [1 ]
机构：
[1] Univ Twente, MESA Inst nanotechnol, Enschede, Netherlands
[2] ASML, Veldhoven, Netherlands
[3] Micronit Microfluidies, Enschede, Netherlands
[4] Univ Twente, NL-7500 AE Enschede, Netherlands
来源：
2016 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES (ICMTS) | 2016年
关键词：
MOS devices; FinFETs; Current; Complementary MOSFETs (CMOSFETs); Traps; Interface states; FIELD-EFFECT TRANSISTORS; THIN-FILM; EXTRACTION; SLOPE; MODEL; NOISE;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this work we present a measurement approach to determine the interface trap density in FinFETs as a function of their energy. It is based on the precise determination of the gate voltage dependent ideality factor of the subthreshold current in this device. The required measurement accuracy for temperature, drain current and transconductance is derived, and we propose an implementation for wafer-level device measurement on contemporary test set-ups. Exemplary interface trap distributions are shown as obtained from two FinFET device technologies, featuring the commonly observed bathtub shape.
引用
收藏
页码：164 / 167
页数：4
相关论文
共 50 条
  • [1] Interface Trap Density Estimation in FinFETs Using the gm/ID Method in the Subthreshold Regime
    Boksteen, Boni K.
    Schmitz, Jurriaan
    Hueting, Raymond J. E.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (05) : 1814 - 1820
  • [2] The Influence of a Single Charged Interface Trap on the Subthreshold Drain Current in FinFETs with Different Fin Shapes
    A. E. Abdikarimov
    Technical Physics Letters, 2020, 46 : 494 - 496
  • [3] The Influence of a Single Charged Interface Trap on the Subthreshold Drain Current in FinFETs with Different Fin Shapes
    Abdikarimov, A. E.
    TECHNICAL PHYSICS LETTERS, 2020, 46 (05) : 494 - 496
  • [4] Direct measurement of top and sidewall interface trap density in SOI FinFETs
    Kapila, G.
    Kaczer, B.
    Nackaerts, A.
    Collaert, N.
    Groeseneken, G. V.
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (03) : 232 - 234
  • [5] Sensitivity Analysis of a Technique for the Extraction of Interface Trap Density in SiC MOSFETs from Subthreshold Characteristics
    Hughart, D. R.
    Flicker, J. D.
    Atcitty, S.
    Marinella, M. J.
    Kaplar, R. J.
    2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
  • [6] Interface Trap Density Metrology of State-of-the-Art Undoped Si n-FinFETs
    Tettamanzi, Giuseppe Carlo
    Paul, Abhijeet
    Lee, Sunhee
    Mehrotra, Saumitra R.
    Collaert, Nadine
    Biesemans, Serge
    Klimeck, Gerhard
    Rogge, Sven
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (04) : 440 - 442
  • [7] Demonstration of p-type GaN FinFETs on Silicon Substrates with Ultrahigh Current ON/OFF Ratio of 109 and Reduced Interface Trap Density
    Du, Hanghai
    Liu, Zhihong
    Zhang, Tao
    Hao, Lu
    Gao, Guangjie
    Xing, Weichuan
    Zhang, Jincheng
    Hao, Yue
    2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM, 2023,
  • [8] Interface trap density metrology from sub-threshold transport in highly scaled undoped Si n-FinFETs
    Paul, Abhijeet
    Tettamanzi, Giuseppe C.
    Lee, Sunhee
    Mehrotra, Saumitra R.
    Collaert, Nadine
    Biesemans, Serge
    Rogge, Sven
    Klimeck, Gerhard
    JOURNAL OF APPLIED PHYSICS, 2011, 110 (12)
  • [9] Interface Discrete Trap Induced Variability for Negative Capacitance FinFETs
    Lee, Ho-Pei
    Tseng, Kuei-Yang
    Su, Pin
    2018 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2018,
  • [10] Experimental characterization of the subthreshold leakage current in triple-gate FinFETs
    Tsormpatzoglou, A.
    Dimitriadis, C. A.
    Mouis, M.
    Ghibaudo, G.
    Collaert, N.
    SOLID-STATE ELECTRONICS, 2009, 53 (03) : 359 - 363
12345