Field Programmable Gate Arrays - Detecting Cosmic Rays

被引:0
|
作者
Dasgupta, S. [1 ]
Cussans, D. [1 ]
机构
[1] Univ Bristol, HH Wills Phys Lab, Bristol BS8 1TL, Avon, England
来源
关键词
VLSI circuits; Trigger concepts and systems (hardware and software); Front-end electronics for detector readout; Digital electronic circuits;
D O I
10.1088/1748-0221/10/07/C07006
中图分类号
TH7 [仪器、仪表];
学科分类号
0804 ; 080401 ; 081102 ;
摘要
Field Programmable Gate Arrays (FPGAs) are finding extensive application in instrumentation for particle physics experiments. A table-top framework is developed using FPGA-based hardware to detect the coincidence of signals produced by cosmic rays in multiple detectors. The rates of the detector signals and coincidence output are also measured. The logic is programmed inside an FPGA mounted on a Xilinx evaluation board. Control and data readout are carried out using IPbus, a gigabit Ethernet-based protocol developed as part of upgrading the Compact Muon Solenoid (CMS) experiment at the Large Hadron Collider (LHC). The framework is appropriate for introducing students to FPGA-based instrumentation and providing them with a practical experience of working with such hardware.
引用
收藏
页数:4
相关论文
共 50 条
  • [21] Hitting a nerve with field-programmable gate arrays
    Mencer, Oskar
    Allison, Dennis
    Blatt, Elad
    Cummings, Mark
    Flynn, Michael J.
    Harris, Jerry
    Hewitt, Carl
    Jacobson, Quinn
    Lavasani, Maysam
    Moazami, Mohsen
    Murray, Hal
    Nikravesh, Masoud
    Nowatzyk, Andreas
    Shand, Mark
    Shirazi, Shahram
    [J]. Queue, 2020, 18 (03):
  • [22] Yield enhancement of field-programmable gate arrays
    Howard, Neil J.
    Tyrrell, Andrew M.
    Allinson, Nigel M.
    [J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994, 2 (01): : 115 - 123
  • [23] Activity estimation for field-programmable gate arrays
    Lamoureux, Julien
    Wilton, Steven J. E.
    [J]. 2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 87 - 94
  • [24] IMPLEMENTING DIVISION WITH FIELD-PROGRAMMABLE GATE ARRAYS
    LOUIE, ME
    ERCEGOVAC, MD
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING, 1994, 7 (03): : 271 - 285
  • [25] Introducing Field Programmable Gate Arrays with Deeds Projects
    Donzellini, Giuliano
    Ponta, Domenico
    [J]. 2014 4th Interdisciplinary Engineering Design Education Conference (IEDEC), 2014, : 58 - 65
  • [26] LOGIC SYNTHESIS FOR FIELD-PROGRAMMABLE GATE ARRAYS
    HWANG, TT
    OWENS, RM
    IRWIN, MJ
    WANG, KH
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (10) : 1280 - 1287
  • [27] DBPM signal processing with field programmable gate arrays
    Lai Longwei
    Leng Yongbin
    Yi Xing
    Yan Yingbing
    Zhang Ning
    Yang Guisen
    Wang Baopeng
    Xiong Yun
    [J]. NUCLEAR SCIENCE AND TECHNIQUES, 2011, 22 (03) : 129 - 133
  • [28] Field programmable gate arrays based overcurrent relays
    Ahuja, S
    Kothari, L
    Vishwakarma, DN
    Balasubramanian, SK
    [J]. ELECTRIC POWER COMPONENTS AND SYSTEMS, 2004, 32 (03) : 247 - 255
  • [29] The application of field programmable gate arrays in engineering education
    Kuczborski, W
    [J]. 3RD GLOBAL CONGRESS ON ENGINEERING EDUCATION, CONGRESS PROCEEDINGS, 2002, : 319 - 321
  • [30] SYNTHESIS METHODS FOR FIELD-PROGRAMMABLE GATE ARRAYS
    SANGIOVANNIVINCENTELLI, A
    ELGAMAL, A
    ROSE, J
    [J]. PROCEEDINGS OF THE IEEE, 1993, 81 (07) : 1057 - 1083