SOI MOSFETs with buried alumina: Thermal and electrical aspects

被引:1
|
作者
Oshima, K [1 ]
Cristoloveanu, S
Guillaumot, B
Deleonibus, S
Iwai, H
机构
[1] CEA, LETI, SRD, DTS, F-38054 Grenoble 9, France
[2] ENSERG, IMEP, UJF, INPG,CNRS,UMR, F-38016 Grenoble 1, France
[3] Tokyo Inst Technol, Midori Ku, Yokohama, Kanagawa 2268502, Japan
[4] STMicroelect, F-38926 Crolles, France
关键词
D O I
10.1149/1.1652055
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
To improve thermal dissipation in silicon-on-insulator metal-oxide-semiconductor field-effect transistors (SOI MOSFETs), we recently proposed replacing the buried oxide with buried alumina, which offers higher thermal conductivity. However, because alumina is a high-k insulator, there is also a definite impact on the electrical properties, namely, coupling and short-channel effects. Our simulations show that the role of fringing fields is accentuated, leading to more severe drain-induced barrier lowering (DIBL)-like problems. The trade-off between the thermal merit and the electrical performance of very advanced SOI transistors is examined by comparing various MOS architectures. We conclude on the usefulness of a ground plane located underneath a relatively thin buried alumina. (C) 2004 The Electrochemical Society.
引用
收藏
页码:G257 / G261
页数:5
相关论文
共 50 条
  • [21] Research of high-temperature instability processes in buried dielectric of full depleted SOI MOSFETs
    NASU, Prospekt Nauki, Ukraine
    Microelectron Eng, 1-4 (363-366):
  • [22] The ground plane in buried oxide for controlling short-channel effects in nanoscale SOI MOSFETs
    Kumar, M. Jagadesh
    Siva, M.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (06) : 1554 - 1557
  • [23] Electrical properties and radiation hardness of SOI systems with multilayer buried dielectric
    Barchuk, IP
    Kilchitskaya, VI
    Lysenko, VS
    Nazarov, AN
    Rudenko, TE
    Djurenko, SV
    Rudenko, AN
    Yurchenko, AP
    Ballutaud, D
    Colinge, JP
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1997, 44 (06) : 2542 - 2552
  • [24] Impact of surface and buried interface passivation on ultrathin SOI electrical properties
    Hamaide, G.
    Allibert, F.
    Cristoloveanu, S.
    2008 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2008, : 145 - +
  • [25] Study of thermal effects on thin double gate SOI MOSFETs characteristics
    Gharabagi, R
    2004 IEEE REGION 5 CONFERENCE: ANNUAL TECHNICAL AND LEADERSHIP WORKSHOP, 2004, : 107 - 111
  • [26] Thermal broadening of the electron mobility distribution in FD-SOI MOSFETs
    Umana-Membreno, G. A.
    Akhavan, N. D.
    Antoszewski, J.
    Faraone, L.
    Cristoloveanu, S.
    2020 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2020,
  • [27] Investigation of Geometry Dependence of Thermal Resistance and Capacitance in RF SOI MOSFETs
    Chen, Zhanfei
    Sun, Lingling
    Liu, Jun
    Su, Guodong
    Zhou, Wenyong
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (10) : 4232 - 4237
  • [28] Temperature-Dependent Thermal Capacitance Characterization for SOI-MOSFETs
    Gonzalez, Benito
    Aja, Beatriz
    Artal, Eduardo
    Lazaro, Antonio
    Nunez, Antonio
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (10) : 4120 - 4125
  • [29] Electrical properties of SOI n-MOSFETs under nonisothermal lattice temperature
    Kim, JY
    Park, YJ
    Min, HS
    SOLID-STATE ELECTRONICS, 1997, 41 (04) : 567 - 573