Characterization of trap states at silicon-on-insulator (SOI)/buried oxide (BOX) interface by back gate transconductance characteristics in SOI MOSFETs

被引：0
|
作者：
机构：
[1] Nakajima, Yoshikata
[2] Tomita, Hideki
[3] Aoto, Kenichi
[4] Ito, Nobuhiro
[5] Hanajiri, Tatsuro
[6] Toyabe, Toru
[7] Morikawa, Takitaro
[8] Sugano, Takuo
来源：
Nakajima, Y. (dl0200010@toyonet.toyo.ac.jp) | 2004年 / Japan Society of Applied Physics卷 / 42期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
23
引用
收藏
相关论文
共 50 条
  • [1] Characterization of trap states at silicon-on-insulator (SOI)/buried oxide (BOX) interface by back gate transconductance characteristics in SOI MOSFETs
    Nakajima, Y
    Tomita, H
    Aoto, K
    Ito, N
    Hanajiri, T
    Toyabe, T
    Morikawa, T
    Sugano, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (4B): : 2004 - 2008
  • [2] TRANSCONDUCTANCE OF SILICON-ON-INSULATOR (SOI) MOSFETS
    COLINGE, JP
    IEEE ELECTRON DEVICE LETTERS, 1985, 6 (11) : 573 - 574
  • [3] Characterization of distribution of trap states in silicon-on-insulator layers by front-gate characteristics in n-channel SOI MOSFETs
    Kajiwara, Kenji
    Nakajima, Yoshikata
    Hanajiri, Tatsuro
    Toyabe, Toru
    Sugano, Takuo
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (07) : 1702 - 1707
  • [4] SPECIAL EFFECTS IN TRIPLE GATE MOSFETs FABRICATED ON SILICON-ON-INSULATOR (SOI)
    Bae, Y.
    Na, K-, I
    Cristoloveanu, S.
    Xiong, W.
    Cleavelin, C. R.
    Lee, J-H
    CAS: 2009 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2009, : 51 - +
  • [5] Numerical Simulation on the Impact of Back Gate Voltage in Thin Body and Thin Buried Oxide of Silicon on Insulator (SOI) MOSFETs
    Koay, K. Y.
    Fathil, M. F. M.
    Nuzaihan, M.
    Ayub, R. M.
    Arshad, M. K. Md
    INTERNATIONAL JOURNAL OF NANOELECTRONICS AND MATERIALS, 2023, 16 (04): : 819 - 826
  • [6] TRANSCONDUCTANCE OF SILICON-ON-INSULATOR (SOI) MOSFET'S.
    Colinge, Jean-Pierre
    Electron device letters, 1985, EDL-6 (11): : 573 - 574
  • [7] Confirmation of electric properties of traps at silicon-on-insulator (SOI)/buried oxide (BOX) interface by three-dimensional device simulation
    Nakajima, Y
    Sasaki, K
    Hanajiri, T
    Toyabe, T
    Morikawa, T
    Sugano, T
    PHYSICA E-LOW-DIMENSIONAL SYSTEMS & NANOSTRUCTURES, 2004, 24 (1-2): : 92 - 95
  • [8] Study of interface states of directly bonded silicon-on-insulator (SOI) structures
    Buldygin, SA
    Bulycheva, TV
    Golod, SV
    Drofa, AT
    Kamaev, GN
    Skok, EM
    APEIE-98: 1998 4TH INTERNATIONAL CONFERENCE ON ACTUAL PROBLEMS OF ELECTRONIC INSTRUMENT ENGINEERING PROCEEDINGS, VOL 1, 1998, : 49 - 53
  • [9] Analysis of Silicon-On-Insulator (SOI) Buried Waveguide Phase Modulator
    Rezak, Hanim Abdul
    Hazura, Haroon
    Bidin, Mardiana
    Shaari, Sahbudin
    Menon, P. Susthitha
    MATERIAL SCIENCE AND ENGINEERING TECHNOLOGY, 2012, 462 : 532 - 535
  • [10] THRESHOLD VOLTAGE OF THIN-FILM SILICON-ON-INSULATOR (SOI) MOSFETS
    LIM, HK
    FOSSUM, JG
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (10) : 1244 - 1251
12345