Characterization of trap states at silicon-on-insulator (SOI)/buried oxide (BOX) interface by back gate transconductance characteristics in SOI MOSFETs

被引:0
|
作者
机构
[1] Nakajima, Yoshikata
[2] Tomita, Hideki
[3] Aoto, Kenichi
[4] Ito, Nobuhiro
[5] Hanajiri, Tatsuro
[6] Toyabe, Toru
[7] Morikawa, Takitaro
[8] Sugano, Takuo
来源
Nakajima, Y. (dl0200010@toyonet.toyo.ac.jp) | 2004年 / Japan Society of Applied Physics卷 / 42期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
23
引用
收藏
相关论文
共 50 条
  • [21] Influences of k Values of Gate Dielectric and Buried Insulator on Subthreshold Slope of UTB SOI MOSFETs
    Ji, Feng
    Liu, Lu
    Huang, Yong
    Xu, Ting-ping
    PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 194 - 196
  • [22] Effect of Microwave Annealing on the Interface Properties Between the Top Silicon and Buried Oxide Layers in Silicon-on-Insulator MOSFETs
    Lee, Gi-Yong
    Cho, Won-Ju
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2019, 19 (10) : 6043 - 6049
  • [23] History dependence of output characteristics of silicon-on-insulator (SOI) MOSFET's
    Jenkins, KA
    Sun, JYC
    Gautier, J
    IEEE ELECTRON DEVICE LETTERS, 1996, 17 (01) : 7 - 9
  • [24] History dependence of output characteristics of silicon-on-insulator (SOI) MOSFET's
    T. J. Watson Research Cent, Yorktown Heights, United States
    IEEE Electron Device Lett, 1 (7-9):
  • [25] INTERPRETATION OF CAPACITANCE-VOLTAGE CHARACTERISTICS ON SILICON-ON-INSULATOR (SOI) CAPACITORS
    MCDAID, LJ
    HALL, S
    ECCLESTON, W
    ALDERMAN, JC
    SOLID-STATE ELECTRONICS, 1989, 32 (01) : 65 - 68
  • [26] Extraction of the interface and oxide charge density in silicon-on-insulator MOSFETs
    Simoen, E
    Claeys, C
    Lukyanchikova, N
    Petrichuk, M
    Garbar, N
    Martino, JA
    Sonnenberg, V
    PROCEEDINGS OF THE SEVENTH INTERNATIONAL SYMPOSIUM ON SILICON-ON-INSULATOR TECHNOLOGY AND DEVICES, 1996, 96 (03): : 309 - 317
  • [27] Mobility Enhancement by Back-Gate Biasing in Ultrathin SOI MOSFETs With Thin BOX
    Ohata, A.
    Bae, Y.
    Fenouillet-Beranger, C.
    Cristoloveanu, S.
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (03) : 348 - 350
  • [28] New silicon-on-insulator (SOI) flash memory with side channel and side floating gate
    Choi, H., 1600, Japan Society of Applied Physics (42):
  • [29] New silicon-on-insulator (SOI) flash memory with side channel and side floating gate
    Choi, H
    Tanabe, T
    Kotaki, N
    Koh, KW
    Shim, JC
    Park, KT
    Kurino, H
    Koyanagi, M
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (6A): : 3361 - 3363
  • [30] Investigation of back gate interface states by drain current hysteresis in PD-SOI n-MOSFETs
    Hayama, K
    Takakura, K
    Okada, S
    Kudou, T
    Ohyama, H
    Rafi, JM
    Martino, JA
    Mercha, A
    Simoen, E
    Claeys, C
    PHYSICA B-CONDENSED MATTER, 2006, 376 : 416 - 419